An approach towards improved cyber security by hardware acceleration of OpenSSL cryptographic functions
Providing improved Information Security to the rapidly developing Cybernet System has become a vital factor in the present technically networked world. The information security concept becomes a more complicated subject when the more sophisticated system requirements and real time computation speed...
Saved in:
| Published in | 2011 International Conference on Electronics, Communication and Computing Technologies pp. 13 - 16 |
|---|---|
| Main Authors | , |
| Format | Conference Proceeding |
| Language | English Japanese |
| Published |
IEEE
01.09.2011
|
| Subjects | |
| Online Access | Get full text |
| ISBN | 1457718952 9781457718953 |
| DOI | 10.1109/ICECCT.2011.6077061 |
Cover
| Abstract | Providing improved Information Security to the rapidly developing Cybernet System has become a vital factor in the present technically networked world. The information security concept becomes a more complicated subject when the more sophisticated system requirements and real time computation speed are considered. In order to solve these issues, lots of research and development activities are carried out and cryptography has been a very important part of any communication system in the recent years. Cryptographic algorithms fulfil specific information security requirements such as data integrity, confidentiality and authenticity. This work proposes an FPGA-based VLSI Crypto-System, integrating hardware that accelerates the cryptographic algorithms used in the SSL/TLS protocol. SSL v3 and TLS v1 protocol is deployed in the proposed system powered with a Nios-2 soft-core processor. The cipher functions used in SSL-driven connection are the Scalable Encryption Algorithm (SEA), Message Digest Algorithm (MD5), Secured Hash Algorithm (SHA2). These algorithms are accelerated in the VLSI Crypto-System that is on an Altera Cyclone III FPGA DE2 development board. The experimental results shows that, by hardware acceleration of SEA, MD5 and SHA2 cryptographic algorithms, the VLSI Crypto-System performance has increased in terms of speed, optimized area and enhanced level security for the target Cybernetic application. |
|---|---|
| AbstractList | Providing improved Information Security to the rapidly developing Cybernet System has become a vital factor in the present technically networked world. The information security concept becomes a more complicated subject when the more sophisticated system requirements and real time computation speed are considered. In order to solve these issues, lots of research and development activities are carried out and cryptography has been a very important part of any communication system in the recent years. Cryptographic algorithms fulfil specific information security requirements such as data integrity, confidentiality and authenticity. This work proposes an FPGA-based VLSI Crypto-System, integrating hardware that accelerates the cryptographic algorithms used in the SSL/TLS protocol. SSL v3 and TLS v1 protocol is deployed in the proposed system powered with a Nios-2 soft-core processor. The cipher functions used in SSL-driven connection are the Scalable Encryption Algorithm (SEA), Message Digest Algorithm (MD5), Secured Hash Algorithm (SHA2). These algorithms are accelerated in the VLSI Crypto-System that is on an Altera Cyclone III FPGA DE2 development board. The experimental results shows that, by hardware acceleration of SEA, MD5 and SHA2 cryptographic algorithms, the VLSI Crypto-System performance has increased in terms of speed, optimized area and enhanced level security for the target Cybernetic application. |
| Author | Thirumurugan, T. Thiruneelakandan, A. |
| Author_xml | – sequence: 1 givenname: A. surname: Thiruneelakandan fullname: Thiruneelakandan, A. email: trizillion@gmail.com organization: ECE Dept., Anna Univ., Villupuram, India – sequence: 2 givenname: T. surname: Thirumurugan fullname: Thirumurugan, T. email: thiru_ct77@yahoo.co.in organization: ECE Dept., Anna Univ., Villupuram, India |
| BookMark | eNpFkEFPwkAUhNeoiYL8Ai77B8B97Xa3HEmDSkLCATyTt29fYQ20zbZo-u-t0cS5TGbyZQ4zEndVXbEQU1BzALV4XherotjPEwUwN8paZeBGjEBn1kK-0Pr2P2TJg5i07YcaZMwiseZRHJeVxKaJNdJJdvUXRt_KcBmKT_aSesdRtkzXGLpeul6eBmCAWCIRnzliF-pK1qXcNlztdhtJsW-6-hixOQWS5bWiH6J9Evclnlue_PlYvL-s9sXbbLN9XRfLzSxAZroZpSV6o1Mi7XI2KYH3eT6kRGnrc4fGpY4Tb411BrTVvgRlOcNSIyBxOhbT393AzIcmhgvG_vB3TPoNHbxcYw |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/ICECCT.2011.6077061 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EISBN | 1457718944 1457718936 9781457718946 9781457718939 |
| EndPage | 16 |
| ExternalDocumentID | 6077061 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IF 6IK 6IL 6IN AAJGR AAWTH ADFMO ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK IEGSK IERZE OCL RIE RIL |
| ID | FETCH-LOGICAL-i156t-c3fad643cc4b8e63c1dd88cc42047d8ba6b3be2d767b61474df107e5af4a1ace3 |
| IEDL.DBID | RIE |
| ISBN | 1457718952 9781457718953 |
| IngestDate | Wed Aug 27 02:59:35 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English Japanese |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i156t-c3fad643cc4b8e63c1dd88cc42047d8ba6b3be2d767b61474df107e5af4a1ace3 |
| PageCount | 4 |
| ParticipantIDs | ieee_primary_6077061 |
| PublicationCentury | 2000 |
| PublicationDate | 2011-09 |
| PublicationDateYYYYMMDD | 2011-09-01 |
| PublicationDate_xml | – month: 09 year: 2011 text: 2011-09 |
| PublicationDecade | 2010 |
| PublicationTitle | 2011 International Conference on Electronics, Communication and Computing Technologies |
| PublicationTitleAbbrev | ICECCT |
| PublicationYear | 2011 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0000669276 |
| Score | 1.5013723 |
| Snippet | Providing improved Information Security to the rapidly developing Cybernet System has become a vital factor in the present technically networked world. The... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 13 |
| SubjectTerms | Acceleration Cryptographic algorithm Cryptography CtoH Compiler Field programmable gate arrays Hardware Hardware accelerator Libraries Protocols SSL/TLS protocol VLSI Crypto-System |
| Title | An approach towards improved cyber security by hardware acceleration of OpenSSL cryptographic functions |
| URI | https://ieeexplore.ieee.org/document/6077061 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LawIxEA7WU09t0dI3OfTY1X0mm2MRxZZaCip4kzwmRQqr6Hqwv76T7Gpp6aG3zbKEEGbzzUy--YaQexUrHeVW4I8UJ0EqrAyEFBDYDLGYQxqBFzAdvbLhNH2eZbMGeTjUwgCAJ59Bxz36u3yz1FuXKuuykPPQxTpHPGdVrdYhn4LQKWLOfO1WxvHEFVm8l3Sqx0mtOhSFovvU6_d6k0rCs572R38VDy-DEzLaL6xilXx0tqXq6M9fmo3_XfkpaX8X8tG3A0SdkQYULfL-WNC9lDgtPW12Qxc-uQCG6p2CNd3Ube2o2lFXl4UfAZVaI0hVJkOXljoyynj8QvV6tyor6euFpg4pvTG3yXTQn_SGQd1vIVhgFFcGOrHSoIeidapyYImOjMlzHMVhyk2uJFOJgthwxhWiOk-NxeARMmlTGUkNyTlpFssCLghVobEWcqfuhf5DpJVILIaagEeGZVLYS9JymzRfVZIa83p_rv5-fU2Oq1Suo3bdkGa53sIt-gKluvNG8AUSArKc |
| linkProvider | IEEE |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LawIxEA5iD-2pLVr6bg49dnUf2c3mWBZFW5WCCt4kj0mRwiq6Huyvb5JdLS099LZZlhDCbL6ZyTffIPQoQiGDVDPzI4WRR5jmHuMMPB0bLKZAAnACpsNR0puSl1k8q6GnQy0MADjyGbTso7vLV0u5tamyduJT6ttY5ygmhMRltdYho2LAk4U0cdVbMTVnLovDvahTNY4q3aHAZ-1-1smySSniWU38o8OKA5juKRrul1bySj5a20K05Ocv1cb_rv0MNb9L-fDbAaTOUQ3yBnp_zvFeTBwXjji7wQuXXgCF5U7AGm-qxnZY7LCtzDIfAeZSGpgqjQYvNbZ0lPF4gOV6typK8euFxBYrnTk30bTbmWQ9r-q44C1MHFd4MtJcGR9FSiJSSCIZKJWmZhT6hKpU8EREAkJFEyoMrlOitAkfIeaa8IBLiC5QPV_mcImw8JXWkFp9L-NBBFKwSJtgE8yhoRPO9BVq2E2ar0pRjXm1P9d_v35Ax73JcDAf9EevN-ikTOxaotctqhfrLdwZz6AQ984gvgCbMbXp |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2011+International+Conference+on+Electronics%2C+Communication+and+Computing+Technologies&rft.atitle=An+approach+towards+improved+cyber+security+by+hardware+acceleration+of+OpenSSL+cryptographic+functions&rft.au=Thiruneelakandan%2C+A.&rft.au=Thirumurugan%2C+T.&rft.date=2011-09-01&rft.pub=IEEE&rft.isbn=9781457718953&rft.spage=13&rft.epage=16&rft_id=info:doi/10.1109%2FICECCT.2011.6077061&rft.externalDocID=6077061 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781457718953/lc.gif&client=summon&freeimage=true |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781457718953/mc.gif&client=summon&freeimage=true |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781457718953/sc.gif&client=summon&freeimage=true |