A multi-path fused add-subtract unit for Digital Signal Processing - Yao Tao; Gao Deyuan; Fan Xiaoya (2012 IEEE International Conference on Computer Science and Automation Engineering, 2012)
Keywords: Adders; Computer architecture; Delay; Digital signal processing; Equations; FAS unit; Floating-Point; Hardware; Signal processing algorithms