Data Center Energy Reduction by Lowering Chip-to-Supply Thermal Resistance

Data centers are estimated to consume up to 2% of current US electricity production. With increased processor power, rising ambient temperatures, and reduced water availability cooling of data centers is becoming a greater challenge. All electrical power entering a data center must be rejected to th...

Full description

Saved in:
Bibliographic Details
Published inInterSociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems pp. 1 - 6
Main Authors De Bock, Peter, Bress, Thomas, Lecoustre, Vivien, Gidwani, Ashok, Noyes, Carlos
Format Conference Proceeding
LanguageEnglish
Published IEEE 30.05.2023
Subjects
Online AccessGet full text
ISSN2694-2135
DOI10.1109/ITherm55368.2023.10177591

Cover

Abstract Data centers are estimated to consume up to 2% of current US electricity production. With increased processor power, rising ambient temperatures, and reduced water availability cooling of data centers is becoming a greater challenge. All electrical power entering a data center must be rejected to the environment as heat. This is typically done via primary and secondary cooling loops. The secondary loop transfers heat from the servers to the facility cooling system. The primary cooling loop rejects heat from the facility cooling system to the environment. The energy cost of rejecting heat to the environment is often high because primary facility coolants are typically kept at 20-30°C, which is relatively close to typical ambient climate conditions. Evaporative cooling or chillers are therefore often used to facilitate heat rejection and maintaining the compute room at acceptable temperatures. As chipsets and electronics can often operate at higher temperatures (typically at 70-90°C), it is here explored how reducing compute room thermal resistance (thermal resistance of the secondary loop) can impact the energy of the cooling plant of the data center as a whole. This paper explores the benefits of lowering the chip-to-coolant thermal resistance and raising the primary loop water supply temperature in data centers and its effect on cooling plant energy and water usage. A simplified Python model of a data center primary and secondary loop was constructed. Hourly data from U.S. Climate Reference Network weather stations in each US ASHRAE climate zone was then used to drive a dispatching algorithm that decided whether dry coolers, evaporative towers or chillers could be used to reject heat to the environment each hour of the year. This dispatching algorithm was optimized to produce results comparable to those published by cooling system manufacturers for a set of six test cases. The optimized model was then used to predict data center energy and water usage in each US climate zone for a wide range of primary loop water supply temperatures. The model results show that lowering the chip-to-coolant thermal resistance allows the water supply temperature to be increased, leading to an increase in the number of hours that dry coolers can be used in every climate zone throughout the year. This in turn leads to an opportunity to reduce cooling energy consumption, operational CO 2 footprint, and water consumption.
AbstractList Data centers are estimated to consume up to 2% of current US electricity production. With increased processor power, rising ambient temperatures, and reduced water availability cooling of data centers is becoming a greater challenge. All electrical power entering a data center must be rejected to the environment as heat. This is typically done via primary and secondary cooling loops. The secondary loop transfers heat from the servers to the facility cooling system. The primary cooling loop rejects heat from the facility cooling system to the environment. The energy cost of rejecting heat to the environment is often high because primary facility coolants are typically kept at 20-30°C, which is relatively close to typical ambient climate conditions. Evaporative cooling or chillers are therefore often used to facilitate heat rejection and maintaining the compute room at acceptable temperatures. As chipsets and electronics can often operate at higher temperatures (typically at 70-90°C), it is here explored how reducing compute room thermal resistance (thermal resistance of the secondary loop) can impact the energy of the cooling plant of the data center as a whole. This paper explores the benefits of lowering the chip-to-coolant thermal resistance and raising the primary loop water supply temperature in data centers and its effect on cooling plant energy and water usage. A simplified Python model of a data center primary and secondary loop was constructed. Hourly data from U.S. Climate Reference Network weather stations in each US ASHRAE climate zone was then used to drive a dispatching algorithm that decided whether dry coolers, evaporative towers or chillers could be used to reject heat to the environment each hour of the year. This dispatching algorithm was optimized to produce results comparable to those published by cooling system manufacturers for a set of six test cases. The optimized model was then used to predict data center energy and water usage in each US climate zone for a wide range of primary loop water supply temperatures. The model results show that lowering the chip-to-coolant thermal resistance allows the water supply temperature to be increased, leading to an increase in the number of hours that dry coolers can be used in every climate zone throughout the year. This in turn leads to an opportunity to reduce cooling energy consumption, operational CO 2 footprint, and water consumption.
Author Noyes, Carlos
Lecoustre, Vivien
De Bock, Peter
Bress, Thomas
Gidwani, Ashok
Author_xml – sequence: 1
  givenname: Peter
  surname: De Bock
  fullname: De Bock, Peter
  email: peter.debock@hq.doe.gov
  organization: US Department of Energy Advanced Research Projects Agency - Energy (ARPA-E),Washington,DC
– sequence: 2
  givenname: Thomas
  surname: Bress
  fullname: Bress, Thomas
  organization: Booz Allen Hamilton,Washington,DC
– sequence: 3
  givenname: Vivien
  surname: Lecoustre
  fullname: Lecoustre, Vivien
  organization: Booz Allen Hamilton,Washington,DC
– sequence: 4
  givenname: Ashok
  surname: Gidwani
  fullname: Gidwani, Ashok
  organization: Booz Allen Hamilton,Washington,DC
– sequence: 5
  givenname: Carlos
  surname: Noyes
  fullname: Noyes, Carlos
  organization: Booz Allen Hamilton,Washington,DC
BookMark eNo1j8tOwzAURA0Cibb0D1iYD0i5146deIlCgaJISFDWlWPftEatEyWpUP6eisfqbEZzZqbsIjaRGLtFWCCCuVutd9QdlJI6XwgQcoGAWaYMnrG5yUwuFUiBWuM5mwht0kSgVFds2vefAFJrBRP28mAHywuKA3V8GanbjvyN_NENoYm8GnnZfFEX4pYXu9AmQ5O8H9t2P_Ift92fwn3oBxsdXbPL2u57mv9xxj4el-viOSlfn1bFfZkERDMkzoJOoRanZUaQ9znUWeWNJemNs0LkhJUSEjxaeaJzmbVoIPVepy4FkjN289sbiGjTduFgu3Hz_11-A-zZUUU
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/ITherm55368.2023.10177591
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 9798350321661
EISSN 2694-2135
EndPage 6
ExternalDocumentID 10177591
Genre orig-research
GrantInformation_xml – fundername: Booz Allen Hamilton
  grantid: 89703022CAR000008
  funderid: 10.13039/100004689
GroupedDBID 29Q
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
AAWTH
ABLEC
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
IPLJI
M43
OCL
RIE
RIL
RIO
RNS
ID FETCH-LOGICAL-i119t-ca0640f221692edd80f7bd9ae3d9ca228e1b5230d1a3523cc7aa1904dd64c40e3
IEDL.DBID RIE
IngestDate Wed Aug 27 02:09:27 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i119t-ca0640f221692edd80f7bd9ae3d9ca228e1b5230d1a3523cc7aa1904dd64c40e3
PageCount 6
ParticipantIDs ieee_primary_10177591
PublicationCentury 2000
PublicationDate 2023-May-30
PublicationDateYYYYMMDD 2023-05-30
PublicationDate_xml – month: 05
  year: 2023
  text: 2023-May-30
  day: 30
PublicationDecade 2020
PublicationTitle InterSociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems
PublicationTitleAbbrev IEEECONF
PublicationYear 2023
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0036650
Score 2.251659
Snippet Data centers are estimated to consume up to 2% of current US electricity production. With increased processor power, rising ambient temperatures, and reduced...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Cooling
data center
Data centers
Data models
energy efficiency
Predictive models
Temperature distribution
Thermal resistance
Thermomechanical processes
Title Data Center Energy Reduction by Lowering Chip-to-Supply Thermal Resistance
URI https://ieeexplore.ieee.org/document/10177591
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LS8NAEF60B9GLr4pvVvC6bfaVTc61RYsWEQu9lX0Fi9qWmh7qr3dn2_gCwVsIGzaZCZkvM_PNh9Cl0pmxMinCT47OiDBpQQx3mghRaGoK5WSUZLnrpdd90R3IwYqsHrkw3vvYfOYbcBhr-W5i55Aqa8LroyRw1ddVli7JWtVnl6cBa2ygi9UQzeZNMPPsVUqeQgMX443q4h8yKjGKdLZRr9p_2Tzy3JiXpmHff41m_PcN7qD6F2EP33-Gol205sd7aOvbrMF91L3SpcaQzPUz3I6MP_wAc1vBM9gs8C3opYWluPU0mpJyQqLg5wLHJ9QvYfEbYM2wVR31O-3H1jVZCSmQEaV5SayGel3BGE1z5p3LkkIZl2vPXW41Y5mnBrLDjuqAx7i1SusAFIRzqbAi8fwA1caTsT9EWCZeSC41BVxgE2YyJlTBvWOKGiXlEaqDWYbT5ayMYWWR4z_On6BN8E6sxyenqFbO5v4shPnSnEf3fgA8g6dA
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Za8JAEF6KhR4vvSy9u4W-rmavbPJsFbUqpSj4JnuFSlsVGx_sr-_uanpBoW8hbMhmJmQmM_N9HwC3QiZK8yhzPzkyQUzFGVLUSMRYJrHKhOFBkqXbi5sD1h7y4RqsHrAw1towfGYr_jD08s1UL3yprOpfH8E9Vn2TM8b4Cq5VfHhp7LKNLXCzptGstpyh56-c09iPcBFaKS7_IaQS4khjD_SKHazGR54ri1xV9PsvcsZ_b3EflL8ge_DhMxgdgA07OQS739gGj0D7TuYS-nKuncN6wPzBR8_c6n0D1RJ2vGKaWwprT-MZyqcoSH4uYXhC-eIWv_ls092qDAaNer_WRGspBTTGOM2Rlr5jlxGC45RYY5IoE8qk0lKTaklIYrHy9WGDpcvIqNZCSpcqMGNipllk6TEoTaYTewIgjyzjlEvsMwMdEZUQJjJqDRFYCc5PQdmbZTRbsWWMCouc_XH-Gmw3-93OqNPq3Z-DHe-p0J2PLkApny_spQv6uboKrv4AMFyqjQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=InterSociety+Conference+on+Thermal+and+Thermomechanical+Phenomena+in+Electronic+Systems&rft.atitle=Data+Center+Energy+Reduction+by+Lowering+Chip-to-Supply+Thermal+Resistance&rft.au=De+Bock%2C+Peter&rft.au=Bress%2C+Thomas&rft.au=Lecoustre%2C+Vivien&rft.au=Gidwani%2C+Ashok&rft.date=2023-05-30&rft.pub=IEEE&rft.eissn=2694-2135&rft.spage=1&rft.epage=6&rft_id=info:doi/10.1109%2FITherm55368.2023.10177591&rft.externalDocID=10177591