A Dynamic Reconfigurable Architecture for Hybrid Spiking and Convolutional FPGA-Based Neural Network Designs

• Published in: Journal of low power electronics and applications Vol. 11; no. 3; p. 32
• Main Authors: Irmak, Hasan, Corradi, Federico, Detterer, Paul, Alachiotis, Nikolaos, Ziener, Daniel
• Format: Journal Article
• Language: English
• Published: Basel MDPI AG 01.09.2021
• Subjects: Accelerators; Accuracy; Artificial intelligence; Artificial neural networks; Classification; CNN; Design; Design optimization; Field programmable gate arrays; FPGA; Hardware; Image classification; Neural networks; Neurons; partial reconfiguration; Reconfiguration; Robotics; SNN; Spiking; Switching; Workloads
• ISSN: 2079-9268; 2079-9268
• DOI: 10.3390/jlpea11030032

This work presents a dynamically reconfigurable architecture for Neural Network (NN) accelerators implemented in Field-Programmable Gate Array (FPGA) that can be applied in a variety of application scenarios. Although the concept of Dynamic Partial Reconfiguration (DPR) is increasingly used in NN accelerators, the throughput is usually lower than pure static designs. This work presents a dynamically reconfigurable energy-efficient accelerator architecture that does not sacrifice throughput performance. The proposed accelerator comprises reconfigurable processing engines and dynamically utilizes the device resources according to model parameters. Using the proposed architecture with DPR, different NN types and architectures can be realized on the same FPGA. Moreover, the proposed architecture maximizes throughput performance with design optimizations while considering the available resources on the hardware platform. We evaluate our design with different NN architectures for two different tasks. The first task is the image classification of two distinct datasets, and this requires switching between Convolutional Neural Network (CNN) architectures having different layer structures. The second task requires switching between NN architectures, namely a CNN architecture with high accuracy and throughput and a hybrid architecture that combines convolutional layers and an optimized Spiking Neural Network (SNN) architecture. We demonstrate throughput results from quickly reprogramming only a tiny part of the FPGA hardware using DPR. Experimental results show that the implemented designs achieve a 7× faster frame rate than current FPGA accelerators while being extremely flexible and using comparable resources.