Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction
Power dissipation during scan testing is becoming an important concern as design sizes and gate densities increase. While several approaches have been recently proposed for reducing power dissipation during the shift cycle (minimum-transition don't care fill, special scan cells, and scan chain...
Saved in:
Published in | IEEE transactions on computer-aided design of integrated circuits and systems Vol. 23; no. 7; pp. 1142 - 1153 |
---|---|
Main Authors | , , |
Format | Journal Article |
Language | English |
Published |
New York
IEEE
01.07.2004
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Subjects | |
Online Access | Get full text |
ISSN | 0278-0070 1937-4151 |
DOI | 10.1109/TCAD.2004.829797 |
Cover
Abstract | Power dissipation during scan testing is becoming an important concern as design sizes and gate densities increase. While several approaches have been recently proposed for reducing power dissipation during the shift cycle (minimum-transition don't care fill, special scan cells, and scan chain partitioning), limited work has been carried out toward reducing the peak power during test response capture and the few existing approaches for reducing capture power rely on complex automatic test pattern generation (ATPG) algorithms. This paper proposes a scan architecture with mutually exclusive scan segment activation which overcomes the shortcomings of previous approaches. The proposed architecture achieves both shift and capture-power reduction with no impact on the performance of the design, and with minimal impact on area and testing time (typically 2%-3%). An algorithmic procedure for assigning flip-flops to scan segments enables reuse of test patterns generated by standard ATPG tools. An implementation of the proposed method had been integrated into an automated design flow using commercial synthesis and simulation tools which was used on a wide range of benchmark designs. Reductions up to 57% in average power, and up to 44% and 34% in peak-power dissipation during shift and capture cycles, respectively, were obtained when using two scan segments. Increasing the number of scan segments to six leads to reductions of 96% and 80% in average power and, respectively, maximum number of simultaneous transitions. |
---|---|
AbstractList | Power dissipation during scan testing is becoming an important concern as design sizes and gate densities increase. While several approaches have been recently proposed for reducing power dissipation during the shift cycle (minimum-transition don't care fill, special scan cells, and scan chain partitioning), limited work has been carried out toward reducing the peak power during test response capture and the few existing approaches for reducing capture power rely on complex automatic test pattern generation (ATPG) algorithms. This paper proposes a scan architecture with mutually exclusive scan segment activation which overcomes the shortcomings of previous approaches. The proposed architecture achieves both shift and capture-power reduction with no impact on the performance of the design, and with minimal impact on area and testing time (typically 2%-3%). An algorithmic procedure for assigning flip-flops to scan segments enables reuse of test patterns generated by standard ATPG tools. An implementation of the proposed method had been integrated into an automated design flow using commercial synthesis and simulation tools which was used on a wide range of benchmark designs. Reductions up to 57% in average power, and up to 44% and 34% in peak-power dissipation during shift and capture cycles, respectively, were obtained when using two scan segments. Increasing the number of scan segments to six leads to reductions of 96% and 80% in average power and, respectively, maximum number of simultaneous transitions. While several approaches have been recently proposed for reducing power dissipation during the shift cycle (minimum-transition don't care fill, special scan cells, and scan chain partitioning), limited work has been carried out toward reducing the peak power during test response capture and the few existing approaches for reducing capture power rely on complex automatic test pattern generation (ATPG) algorithms. |
Author | Rosinger, P. Nicolici, N. Al-Hashimi, B.M. |
Author_xml | – sequence: 1 givenname: P. surname: Rosinger fullname: Rosinger, P. organization: Electron. Syst. Design Group, Univ. of Southampton, UK – sequence: 2 givenname: B.M. surname: Al-Hashimi fullname: Al-Hashimi, B.M. organization: Electron. Syst. Design Group, Univ. of Southampton, UK – sequence: 3 givenname: N. surname: Nicolici fullname: Nicolici, N. |
BookMark | eNp9kU1P3DAQhq2KSiy090q9WBzoKcvYTmLniBZKKyFxAM7WxDvuGmWTre3w8e-bsEiVOHCay_O8o5n3iB30Q0-MfROwFAKas7vV-cVSApRLIxvd6E9sIRqli1JU4oAtQGpTAGg4ZEcpPQCIspLNgm1uHfYco9uETC6PkfhTyBu-HfOIXffC6dl1YwqPxNNMJvqzpT5zdDk8Yg5Dz_0QedoEnwuO_Zo73M0xxW54osgjrUc3Y1_YZ49doq9v85jd_7y8W_0qrm-ufq_OrwunKpGLxqGvlcAWUStlEEDpUnpTCY_ovHZCSlQtVNpLaj2YWtEa1q1v2tK3pNUx-7HP3cXh70gp221IjroOexrGZE1TS9BSyYk8_ZCUpqprIcoJPHkHPgxj7KcrrDFqClSlmiDYQy4OKUXydhfDFuOLFWDnhuzckJ0bsvuGJqV-p7iQX3-aI4buI_H7XgxE9H-PAlOCVv8ASCOh0Q |
CODEN | ITCSDI |
CitedBy_id | crossref_primary_10_1109_TVLSI_2013_2275037 crossref_primary_10_1587_transele_E99_C_1071 crossref_primary_10_1109_TCAD_2008_2009159 crossref_primary_10_1177_0020294018784969 crossref_primary_10_1007_s10836_008_5062_6 crossref_primary_10_1109_TC_2011_224 crossref_primary_10_1109_TIM_2009_2017664 crossref_primary_10_1016_j_vlsi_2011_05_001 crossref_primary_10_1109_TCAD_2007_907017 crossref_primary_10_1587_transinf_2020EDP7042 crossref_primary_10_1109_TCAD_2008_2006091 crossref_primary_10_1007_s10836_010_5159_6 crossref_primary_10_1109_TCAD_2012_2201481 crossref_primary_10_1049_ip_cdt_20045139 crossref_primary_10_1109_TCAD_2011_2126574 crossref_primary_10_1587_transinf_2016EDP7418 crossref_primary_10_1016_j_vlsi_2016_12_009 crossref_primary_10_3390_s21186111 crossref_primary_10_1049_iet_cdt_20060135 crossref_primary_10_1007_s10836_007_5036_0 crossref_primary_10_1587_transinf_E93_D_2223 crossref_primary_10_1007_s10836_016_5562_8 crossref_primary_10_1587_elex_7_791 crossref_primary_10_1109_TCAD_2006_873898 crossref_primary_10_1109_TVLSI_2009_2019980 crossref_primary_10_1109_TVLSI_2013_2248764 crossref_primary_10_1145_2566664 crossref_primary_10_1080_00207217_2014_936048 crossref_primary_10_1145_2566665 crossref_primary_10_1109_TCAD_2006_884582 crossref_primary_10_1109_TCAD_2019_2894675 crossref_primary_10_1049_iet_cdt_20070088 crossref_primary_10_1049_el_2015_3940 crossref_primary_10_1109_MDT_2007_118 crossref_primary_10_1587_elex_9_1018 crossref_primary_10_1109_TVLSI_2011_2142407 crossref_primary_10_1007_s11432_011_4205_z crossref_primary_10_1109_TCAD_2015_2474365 crossref_primary_10_1145_2897514 crossref_primary_10_1007_s10836_007_5021_7 crossref_primary_10_1016_j_vlsi_2011_01_005 crossref_primary_10_1007_s10617_017_9188_6 crossref_primary_10_1007_s10836_009_5115_5 crossref_primary_10_1109_TCAD_2009_2030353 crossref_primary_10_1049_iet_cdt_20070115 crossref_primary_10_1109_TCAD_2011_2162237 crossref_primary_10_1049_iet_cdt_20070037 crossref_primary_10_1109_TC_2012_141 crossref_primary_10_1109_TCAD_2009_2030445 crossref_primary_10_1109_TVLSI_2012_2207137 crossref_primary_10_1007_s10836_006_6259_1 crossref_primary_10_1109_TVLSI_2017_2735864 crossref_primary_10_1145_2491477_2491487 crossref_primary_10_1007_s10836_007_5053_z crossref_primary_10_1109_TCAD_2013_2282281 crossref_primary_10_1049_iet_cdt_2008_0163 crossref_primary_10_1109_TCAD_2009_2018775 crossref_primary_10_1049_iet_cdt_20060227 crossref_primary_10_1145_1870109_1870119 crossref_primary_10_3390_jlpea7020007 crossref_primary_10_1109_TCAD_2010_2049057 |
Cites_doi | 10.1109/TEST.1997.639699 10.1109/43.913754 10.1109/VTS.2002.1011127 10.1109/VTEST.2000.843824 10.1109/TEST.2000.894297 10.1109/TEST.2001.966687 10.1049/el:20010981 10.1145/288548.288615 10.1109/ATS.2001.990291 10.1109/TC.2002.1009155 10.1145/225871.225877 10.1109/DFTVS.2002.1173510 10.1109/TEST.1999.805616 10.1109/12.663775 |
ContentType | Journal Article |
Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2004 |
Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2004 |
DBID | RIA RIE AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D 7TB FR3 F28 |
DOI | 10.1109/TCAD.2004.829797 |
DatabaseName | IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE Electronic Library (IEL) CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional Mechanical & Transportation Engineering Abstracts Engineering Research Database ANTE: Abstracts in New Technology & Engineering |
DatabaseTitle | CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Professional Mechanical & Transportation Engineering Abstracts Engineering Research Database ANTE: Abstracts in New Technology & Engineering |
DatabaseTitleList | Technology Research Database Technology Research Database Technology Research Database |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering Architecture |
EISSN | 1937-4151 |
EndPage | 1153 |
ExternalDocumentID | 2427401311 10_1109_TCAD_2004_829797 1308407 |
Genre | orig-research |
GroupedDBID | --Z -~X 0R~ 29I 4.4 5GY 5VS 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABQJQ ABVLG ACGFS ACIWK ACNCT AENEX AETIX AGQYO AGSQL AHBIQ AI. AIBXA AKJIK AKQYR ALLEH ALMA_UNASSIGNED_HOLDINGS ASUFR ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 EBS EJD HZ~ H~9 IBMZZ ICLAB IFIPE IFJZH IPLJI JAVBF LAI M43 O9- OCL P2P PZZ RIA RIE RNS TN5 VH1 VJK AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D RIG 7TB FR3 F28 |
ID | FETCH-LOGICAL-c351t-9caf631abaa7338a003742f851faacf7c122a3b057f2ebf0863ed0dbf9b4fbe73 |
IEDL.DBID | RIE |
ISSN | 0278-0070 |
IngestDate | Sun Sep 28 16:24:18 EDT 2025 Sun Sep 28 11:36:00 EDT 2025 Mon Jun 30 10:26:26 EDT 2025 Wed Oct 01 06:39:40 EDT 2025 Thu Apr 24 22:56:30 EDT 2025 Tue Aug 26 16:39:50 EDT 2025 |
IsDoiOpenAccess | false |
IsOpenAccess | true |
IsPeerReviewed | true |
IsScholarly | true |
Issue | 7 |
Language | English |
License | https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-c351t-9caf631abaa7338a003742f851faacf7c122a3b057f2ebf0863ed0dbf9b4fbe73 |
Notes | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 ObjectType-Article-2 ObjectType-Feature-1 content type line 23 |
PQID | 883896343 |
PQPubID | 23500 |
PageCount | 12 |
ParticipantIDs | proquest_journals_883896343 crossref_primary_10_1109_TCAD_2004_829797 proquest_miscellaneous_896207232 ieee_primary_1308407 crossref_citationtrail_10_1109_TCAD_2004_829797 proquest_miscellaneous_28566114 |
ProviderPackageCode | CITATION AAYXX |
PublicationCentury | 2000 |
PublicationDate | 2004-07-01 |
PublicationDateYYYYMMDD | 2004-07-01 |
PublicationDate_xml | – month: 07 year: 2004 text: 2004-07-01 day: 01 |
PublicationDecade | 2000 |
PublicationPlace | New York |
PublicationPlace_xml | – name: New York |
PublicationTitle | IEEE transactions on computer-aided design of integrated circuits and systems |
PublicationTitleAbbrev | TCAD |
PublicationYear | 2004 |
Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
References | ref13 ref12 ref15 ref14 Emnett (ref5) 2000 ref20 Bushnell (ref2) 2000 ref11 ref10 Crouch (ref4) 1999 ref1 Chandra (ref3) 2001; 20 ref16 ref19 ref18 ref9 (ref8) 2000 ref6 Gibbons (ref7) 1999 (ref17) 2001 |
References_xml | – year: 2000 ident: ref5 article-title: Power reduction through RTL clock gating publication-title: Synopsys Users Group (SNUG), San Jose, CA – ident: ref18 doi: 10.1109/TEST.1997.639699 – volume: 20 start-page: 355 year: 2001 ident: ref3 article-title: A unified approach to reduce SOC test data volume, scan power, and testing time publication-title: IEEE Trans. Computer-Aided Design doi: 10.1109/43.913754 – volume-title: Mentor Graphics year: 2000 ident: ref8 – ident: ref14 doi: 10.1109/VTS.2002.1011127 – ident: ref13 doi: 10.1109/VTEST.2000.843824 – ident: ref20 doi: 10.1109/TEST.2000.894297 – volume-title: Algorithmic Graph Theory year: 1999 ident: ref7 – ident: ref16 doi: 10.1109/TEST.2001.966687 – volume-title: Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits year: 2000 ident: ref2 – ident: ref12 doi: 10.1049/el:20010981 – ident: ref9 doi: 10.1145/288548.288615 – ident: ref1 doi: 10.1109/ATS.2001.990291 – volume-title: Synopsys year: 2001 ident: ref17 – ident: ref10 doi: 10.1109/TC.2002.1009155 – ident: ref11 doi: 10.1145/225871.225877 – ident: ref15 doi: 10.1109/DFTVS.2002.1173510 – volume-title: Design-for-Test for Digital IC’s and Embedded Core Systems year: 1999 ident: ref4 – ident: ref6 doi: 10.1109/TEST.1999.805616 – ident: ref19 doi: 10.1109/12.663775 |
SSID | ssj0014529 |
Score | 2.1845105 |
Snippet | Power dissipation during scan testing is becoming an important concern as design sizes and gate densities increase. While several approaches have been recently... While several approaches have been recently proposed for reducing power dissipation during the shift cycle (minimum-transition don't care fill, special scan... |
SourceID | proquest crossref ieee |
SourceType | Aggregation Database Enrichment Source Index Database Publisher |
StartPage | 1142 |
SubjectTerms | Activation Algorithms Architecture Automatic test pattern generation Automatic testing Circuit testing Clocks Density Design engineering Flip-flops Logic testing Partitioning algorithms Power dissipation Reduction Segments Studies Switches Voltage |
Title | Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction |
URI | https://ieeexplore.ieee.org/document/1308407 https://www.proquest.com/docview/883896343 https://www.proquest.com/docview/28566114 https://www.proquest.com/docview/896207232 |
Volume | 23 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
journalDatabaseRights | – providerCode: PRVIEE databaseName: IEEE Electronic Library (IEL) customDbUrl: eissn: 1937-4151 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0014529 issn: 0278-0070 databaseCode: RIE dateStart: 19820101 isFulltext: true titleUrlDefault: https://ieeexplore.ieee.org/ providerName: IEEE |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Nb9QwEB21PcEBWgoitIAPXJDwbmIn9uaIEFWFVC60Um_RxLEpYptdNYkE_fWdcXaXFR8Vt0iZ2E7Gdt54Zt4AvLGFwRKNkSY0TuZFoWVZoJFWoU91nWpnORv57LM5vcg_XRaXO_BukwvjvY_BZ37Cl9GX3yzcwEdlU9pvyR6xu7BrbTnmam08BuxAjOcpzBhL83jtkkzL6Tm9VLQEJ5xHyvROW7-gWFPlj404_l1OHsPZelxjUMn3ydDXE3f7G2Xj_w58Hx6tYKZ4P86LA9jx7RN4uEU-eAhXX-irim1HguBDWXE9cErJ_KfwP9x84Oh20bFk579yL4IzIcZzXEGAV3RX30IvBbaNcLjkZuSSK6-JGyaFZbGncHHy8fzDqVzVXZBOF1kvS4fB6AxrREsWLEaOGhUImwVEF6zLlELSY2GD8nUgo0j7Jm3qUNZ5qL3Vz2CvXbT-OYgMS2UwM2wF5sFqJHjUMJ_MjIGKyhKYrlVRuRUpOdfGmFfROEnLipXHtTLzalReAm83TyxHQo57ZA9ZF7_kRjUkcLTWdrVasV01ozHRZpTrBF5v7tJSY_8Jtn4xdJWaEfYl-zEB8Q8JakGllkDqi7_3fAQPxsgfDvc9hr3-ZvAvCdT09as4m-8AasL0jQ |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Lb9QwEB6VcgAOvApqKFAfuCDh3cRO4s0RIaoFur2wlXqLJo5NEdvsqkkk4Ncz4-wuK17iFikT28nYznyemW8AXpgsxwLzXOa-tjLNMi2LDHNpFLpYV7G2hrORZ2f59Dx9f5Fd7MGrbS6Mcy4En7kRXwZffr20PR-VjWm_JTxibsDNjFCFGbK1tj4DdiGGExXmjKWZvHFKxsV4Tq8VsOCIM0mZ4GnnJxSqqvy2FYf_y8k9mG1GNoSVfBn1XTWy338hbfzfod-Hu2tDU7weZsYD2HPNQ7izQz94AJcf6buKXVeC4GNZcdVzUsnim3Bf7aLn-HbRsmTrPnEvgnMhhpNcQSavaC8_-04KbGphccXNyBXXXhPXTAvLYo_g_OTt_M1UrisvSKuzpJOFRZ_rBCtEQxgWA0uN8mSdeUTrjU2UQtJkZrxylSdYpF0d15UvqtRXzujHsN8sG3cIIsFC5ZjkjANTbzSSgVQzo8yETRWVRDDeqKK0a1pyro6xKAM8iYuSlcfVMtNyUF4EL7dPrAZKjn_IHrAufsoNaojgaKPtcr1m23JCY6LtKNURHG_v0mJjDwo2btm3pZqQ9UsIMgLxFwlqQcWGzNQnf-75GG5N57PT8vTd2YcjuD3EAXHw71PY765794xMnK56Hmb2D2SN994 |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Scan+architecture+with+mutually+exclusive+scan+segment+activation+for+shift-+and+capture-power+reduction&rft.jtitle=IEEE+transactions+on+computer-aided+design+of+integrated+circuits+and+systems&rft.au=Rosinger%2C+P&rft.au=Al-Hashimi%2C+B.M&rft.au=Nicolici%2C+N&rft.date=2004-07-01&rft.pub=The+Institute+of+Electrical+and+Electronics+Engineers%2C+Inc.+%28IEEE%29&rft.issn=0278-0070&rft.eissn=1937-4151&rft.volume=23&rft.issue=7&rft.spage=1142&rft_id=info:doi/10.1109%2FTCAD.2004.829797&rft.externalDBID=NO_FULL_TEXT&rft.externalDocID=2427401311 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0278-0070&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0278-0070&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0278-0070&client=summon |