Multibillion packet lookup for next generation networks

• Published in: Computers & electrical engineering Vol. 84; pp. 106612 - 11
• Main Authors: Fahad, Muhammad, Khan, Bilal Muhammad, Bilal, Rabia, Young, Rupert C.D., Beard, Cory, Zaidi, Syed Sajjad Haider
• Format: Journal Article
• Language: English
• Published: Amsterdam Elsevier Ltd 01.06.2020; Elsevier BV
• Subjects: Algorithms; Bit vector; Electronic devices; Field programmable gate arrays; IP (Internet Protocol); IP lookup; Multibillion packet per second; Next generation network; Packet classification; Random access memory; Bit vector; Packet classification; IP lookup; Next generation network; Multibillion packet per second
• ISSN: 0045-7906; 1879-0755
• DOI: 10.1016/j.compeleceng.2020.106612

Fast Internet Protocol Version 4 (IPv4) lookup is one of the key challenges that have always been faced with growing internet speed. Next generation networks promise hundreds of gigabit communication bandwidths. To support such high data rates, core networking devices require very fast IPv4 lookup for incoming packets to sustain their functionality. Researchers from academia and industry have contributed widely towards this problem, presenting numerous techniques and algorithms to improve lookup times. In this paper, a bit vector-based IP lookup engine is presented that implements parallel units to achieve 4.3 Billion Packets Per Second (BPPS) lookup speeds for 5 fields. Implementations are done using dual port Distributed RAM (DRAM) on state-of-the-art Xilinx Virtex 7 series Field Programmable Gate Arrays (FPGA). Post place and route results for different configurations showed that the proposed design consumes much less memory, facilitating multiple engines on a single chip whilst maintaining a very low overall power profile.