Model-Driven Design and Generation of New Multi-Facet Arbiters: From the Design Model to the Hardware Synthesis

Designing of arbiters has become increasingly important due to their wide use in the areas such as multi-processor systems-on-a-chip and on-chip or off-chip high-speed cross-bar switches and networks. In this paper, we proposed a new systematic model-driven flow for designing the new scalable multi-...

Full description

Saved in:
Bibliographic Details
Published inIEEE transactions on computer-aided design of integrated circuits and systems Vol. 30; no. 8; pp. 1184 - 1196
Main Authors Jou, Jer Min, Lee, Yun-Lung, Wu, Sih-Sian
Format Journal Article
LanguageEnglish
Published New York IEEE 01.08.2011
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects
Online AccessGet full text
ISSN0278-0070
1937-4151
DOI10.1109/TCAD.2011.2139211

Cover

Abstract Designing of arbiters has become increasingly important due to their wide use in the areas such as multi-processor systems-on-a-chip and on-chip or off-chip high-speed cross-bar switches and networks. In this paper, we proposed a new systematic model-driven flow for designing the new scalable multi-facet arbiters through a 3-phase process combined with the template-based modular design approach that includes the design model derivation phase, the architecture model (or template) design phase as well as the arbiter hardware implementation and generation phase. First, we described the phase 1 of the design flow of how to induce an arbiter design model in detail by careful analysis of arbiter design issues and systematic design space exploring the construction of the model. Then, we continue to discuss the phase 2 of how to derive an architecture model or template using the reusability, modularity and expansibility techniques. With both the design and the architecture models, designers can easily design or at least understand and thus choose many kinds of different but better arbiters efficiently. Finally, we have developed a scalable decentralized parallel tree structure and corresponding modular algorithms for efficient arbiter hardware implementation, which also is the final phase of our proposed 3-phase model-driven design flow. Moreover, based on this modular and reusable hardware implementation structure as well as the algorithms, we have designed a parametric arbiter generator that automatically generates various multi-facet arbiters. Using this hardware implementation design and the generator, not only a fast and small round-robin arbiter but also other type arbiters were designed and generated on the fly. The hardware implementation algorithms, the generator, and the experiment results all were given to verify their performances. To our knowledge, this is the first time that such a systematic model-driven design approach is proposed in the practical hardware design and such a multi-facet arbiter is designed.
AbstractList Designing of arbiters has become increasingly important due to their wide use in the areas such as multi-processor systems-on-a-chip and on-chip or off-chip high-speed cross-bar switches and networks. In this paper, we proposed a new systematic model-driven flow for designing the new scalable multi-facet arbiters through a 3-phase process combined with the template-based modular design approach that includes the design model derivation phase, the architecture model (or template) design phase as well as the arbiter hardware implementation and generation phase. First, we described the phase 1 of the design flow of how to induce an arbiter design model in detail by careful analysis of arbiter design issues and systematic design space exploring the construction of the model. Then, we continue to discuss the phase 2 of how to derive an architecture model or template using the reusability, modularity and expansibility techniques. With both the design and the architecture models, designers can easily design or at least understand and thus choose many kinds of different but better arbiters efficiently. Finally, we have developed a scalable decentralized parallel tree structure and corresponding modular algorithms for efficient arbiter hardware implementation, which also is the final phase of our proposed 3-phase model-driven design flow. Moreover, based on this modular and reusable hardware implementation structure as well as the algorithms, we have designed a parametric arbiter generator that automatically generates various multi-facet arbiters. Using this hardware implementation design and the generator, not only a fast and small round-robin arbiter but also other type arbiters were designed and generated on the fly. The hardware implementation algorithms, the generator, and the experiment results all were given to verify their performances. To our knowledge, this is the first time that such a systematic model-driven design approach is proposed in the practical hardware design and such a multi-facet arbiter is designed.
Author Yun-Lung Lee
Sih-Sian Wu
Jer Min Jou
Author_xml – sequence: 1
  givenname: Jer Min
  surname: Jou
  fullname: Jou, Jer Min
– sequence: 2
  givenname: Yun-Lung
  surname: Lee
  fullname: Lee, Yun-Lung
– sequence: 3
  givenname: Sih-Sian
  surname: Wu
  fullname: Wu, Sih-Sian
BookMark eNp9kU9PGzEQxS1EJRLaD4B6sXrpaVOP94_XvUUJgUoBDoWz5dizrdHGTm0HxLdnk1AOOXAazej9ZkbvjcmpDx4JuQA2AWDyx_1sOp9wBjDhUEoOcEJGIEtRVFDDKRkxLtqCMcHOyDilR8agqrkckXATLPbFPLon9HSOyf3xVHtLr9Bj1NkFT0NHb_GZ3mz77IqFNpjpNK5cxph-0kUMa5r_4n92v4_msJ9d62ifdUT6-8UPfXLpM_nU6T7hl7d6Th4Wl_ez62J5d_VrNl0WpuRVLmopKoRV20gLjSi17rTt7Kphq84Kq6VsNGpuWpRYWdaZTlYom6Y2BjU0Estz8v2wdxPDvy2mrNYuGex77TFsk5JMyGqwiw_Kb0fKx7CNfnhOtaLlgpWsGkRwEJkYUorYqU10ax1fFDC1C0DtAlC7ANRbAAMjjhjj8t7RHLXrPyS_HkiHiO-Xalm30MryFYJzlXU
CODEN ITCSDI
CitedBy_id crossref_primary_10_1016_j_mejo_2012_04_005
Cites_doi 10.1109/43.898830
10.1109/ESSCIRC.2003.1257170
10.1109/RTCSA.2008.21
10.1109/TPDS.2007.253283
10.1109/HPSR.2005.1503277
10.1109/DAC.2001.935469
10.1109/DSD.2006.57
10.1145/581199.581253
10.1109/GLOCOM.1999.829968
10.1109/40.748793
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Aug 2011
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Aug 2011
DBID 97E
RIA
RIE
AAYXX
CITATION
7SC
7SP
8FD
JQ2
L7M
L~C
L~D
F28
FR3
DOI 10.1109/TCAD.2011.2139211
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005–Present
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
Computer and Information Systems Abstracts
Electronics & Communications Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
ANTE: Abstracts in New Technology & Engineering
Engineering Research Database
DatabaseTitle CrossRef
Technology Research Database
Computer and Information Systems Abstracts – Academic
Electronics & Communications Abstracts
ProQuest Computer Science Collection
Computer and Information Systems Abstracts
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts Professional
Engineering Research Database
ANTE: Abstracts in New Technology & Engineering
DatabaseTitleList
Technology Research Database
Technology Research Database
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Architecture
EISSN 1937-4151
EndPage 1196
ExternalDocumentID 2403504421
10_1109_TCAD_2011_2139211
5958189
Genre orig-research
GroupedDBID --Z
-~X
0R~
29I
4.4
5GY
5VS
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACGFS
ACIWK
ACNCT
AENEX
AETIX
AGQYO
AGSQL
AHBIQ
AI.
AIBXA
AKJIK
AKQYR
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ASUFR
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
EBS
EJD
HZ~
H~9
IBMZZ
ICLAB
IFIPE
IFJZH
IPLJI
JAVBF
LAI
M43
O9-
OCL
P2P
PZZ
RIA
RIE
RNS
TN5
VH1
VJK
AAYXX
CITATION
7SC
7SP
8FD
JQ2
L7M
L~C
L~D
RIG
F28
FR3
ID FETCH-LOGICAL-c324t-5974e1b869d1673aafadfdb60bfd7da996aea2c8e9e4d0fcf94e9665ccea169e3
IEDL.DBID RIE
ISSN 0278-0070
IngestDate Sun Sep 28 01:23:10 EDT 2025
Mon Jun 30 10:12:58 EDT 2025
Wed Oct 01 00:58:06 EDT 2025
Thu Apr 24 23:03:32 EDT 2025
Tue Aug 26 17:17:23 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 8
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c324t-5974e1b869d1673aafadfdb60bfd7da996aea2c8e9e4d0fcf94e9665ccea169e3
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ObjectType-Article-2
ObjectType-Feature-1
content type line 23
PQID 878270304
PQPubID 85470
PageCount 13
ParticipantIDs proquest_miscellaneous_907940112
ieee_primary_5958189
proquest_journals_878270304
crossref_primary_10_1109_TCAD_2011_2139211
crossref_citationtrail_10_1109_TCAD_2011_2139211
ProviderPackageCode CITATION
AAYXX
PublicationCentury 2000
PublicationDate 2011-Aug.
2011-08-00
20110801
PublicationDateYYYYMMDD 2011-08-01
PublicationDate_xml – month: 08
  year: 2011
  text: 2011-Aug.
PublicationDecade 2010
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE transactions on computer-aided design of integrated circuits and systems
PublicationTitleAbbrev TCAD
PublicationYear 2011
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref8
ref7
ref9
ref4
ref3
ref6
ref11
tsai (ref12) 2009; 10
ref10
ref5
borkar (ref2) 2007
ref1
References_xml – ident: ref6
  doi: 10.1109/43.898830
– ident: ref8
  doi: 10.1109/ESSCIRC.2003.1257170
– ident: ref5
  doi: 10.1109/RTCSA.2008.21
– ident: ref4
  doi: 10.1109/TPDS.2007.253283
– ident: ref7
  doi: 10.1109/HPSR.2005.1503277
– ident: ref9
  doi: 10.1109/DAC.2001.935469
– start-page: 746
  year: 2007
  ident: ref2
  article-title: Thousand core chips: A technology perspective
  publication-title: Proc 40th ACM/IEEE Des Autom Conf
– ident: ref1
  doi: 10.1109/DSD.2006.57
– ident: ref3
  doi: 10.1145/581199.581253
– ident: ref10
  doi: 10.1109/GLOCOM.1999.829968
– ident: ref11
  doi: 10.1109/40.748793
– volume: 10
  start-page: 48
  year: 2009
  ident: ref12
  article-title: Method for real-time uplink traffic scheduler in WiMAX mobile system
  publication-title: Technology in Society
SSID ssj0014529
Score 2.0061457
Snippet Designing of arbiters has become increasingly important due to their wide use in the areas such as multi-processor systems-on-a-chip and on-chip or off-chip...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Enrichment Source
Index Database
Publisher
StartPage 1184
SubjectTerms Algorithms
Arbiters
Architecture
Architecture model
architecture template
Bandwidth
decentralized parallel tree
Design engineering
Design methodology
design model
design space
generator
Generators
Hardware
Integrated circuit modeling
Mathematical models
model-driven design flow
Modular
multi-facet arbiter
Space exploration
System-on-a-chip
Systematics
Title Model-Driven Design and Generation of New Multi-Facet Arbiters: From the Design Model to the Hardware Synthesis
URI https://ieeexplore.ieee.org/document/5958189
https://www.proquest.com/docview/878270304
https://www.proquest.com/docview/907940112
Volume 30
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  customDbUrl:
  eissn: 1937-4151
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0014529
  issn: 0278-0070
  databaseCode: RIE
  dateStart: 19820101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Jb9UwEB61PcGBrSAebZEPnBB5tfNiJ-4NtTxVSOVCK_UWeRlLiJJUL3lC9Nd37CxiE-KWxR7Z-uzxjGcDeIOSeyMNj95TRVaUUmSVdDLDSq2CULk1qX7KxSd1flV8vJbXO_BujoVBxOR8hsv4mGz5vnXbeFV2LLWk80Xvwm5ZqSFWa7YYRANiuk-JGWNpHY8WTMH18SVNakjWmZO8kwvxyxmUiqr8wYnT8bJ-DBfTwAavkq_LbW-X7u63nI3_O_In8GiUM9n7YWE8hR1snsHDn7IP7kMb66DdZGebyPDYWXLlYKbxbEhFHRFjbWDEBlkK083WxmFPJG0MW-5O2HrTfmMkQE59Ez3Wt-lbdAn4bjbIPv9o6L370j2Hq_WHy9PzbKy_kDkSs_os6hoobKW0F6pcGROMD94qboMvvSFNyaDJXYUaC8-DC7pA0p6kc2iE0rh6AXtN2-BLYEE5Xogq5NqSCIGyQlsKUo9FyB2uAl8AnxCp3ZicPNbIuKmTksJ1HUGsI4j1COIC3s5dbofMHP9qvB9BmRuOeCzgYIK9HvduV1ckNEU-WCyAzX9p00VLimmw3Xa15sTGiHz-6u90D-DBdPfMxSHs9ZstHpHw0tvXadXeA9WT6tk
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Lb9QwEB6VcgAOFCgVS3n4wAmRrZ21szE31LJaoNsLW6k3y4-xhGiTapNVBb8e23mIlxC3POyRrc8ez3heAK9QUKeFptF7imd8LlhWCisyLIuZZ0VudKqfsjorluf844W42IE3YywMIibnM5zGx2TLd7XdxquyIyFFOF_kLbgtOOeii9YabQbRhJhuVGLO2LCSexsmo_JoHabVpevMg8STM_bLKZTKqvzBi9MBs9iD1TC0zq_k63Tbmqn9_lvWxv8d-wO430ua5F23NB7CDlaP4N5P-Qf3oY6V0C6zk01keeQkOXMQXTnSJaOOmJHak8AISQrUzRbaYhtImhi43Lwli019RYIIOfRN9Ehbp2_RKeBGb5B8_laF9-ZL8xjOF-_Xx8usr8CQ2SBotVnUNpCZspCOFfOZ1l4770xBjXdzp4OupFHntkSJ3FFvveQY9CdhLWpWSJwdwG5VV_gEiC8s5az0uTRBiEBRopmzoCAzn1uceToBOiCibJ-ePFbJuFRJTaFSRRBVBFH1IE7g9djlusvN8a_G-xGUsWGPxwQOB9hVv3sbVQaxKXJCPgEy_g3bLtpSdIX1tlGSBkYWyOdP_073JdxZrlen6vTD2adDuDvcRFP2DHbbzRafB1GmNS_SCv4BRYfuJg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Model-Driven+Design+and+Generation+of+New+Multi-Facet+Arbiters%3A+From+the+Design+Model+to+the+Hardware+Synthesis&rft.jtitle=IEEE+transactions+on+computer-aided+design+of+integrated+circuits+and+systems&rft.au=Jer+Min+Jou&rft.au=Yun-Lung+Lee&rft.au=Sih-Sian+Wu&rft.date=2011-08-01&rft.pub=IEEE&rft.issn=0278-0070&rft.volume=30&rft.issue=8&rft.spage=1184&rft.epage=1196&rft_id=info:doi/10.1109%2FTCAD.2011.2139211&rft.externalDocID=5958189
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0278-0070&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0278-0070&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0278-0070&client=summon