Capacitor Recombination Algorithm Combined with LMS Algorithm in 16-Bit SAR ADC with Redundancy

This paper presents a foreground calibration algorithm combination with a background calibration algorithm for successive approximation register analog-to-digital converters (ADC). The foreground calibration for capacitor mismatch is capacitor recombination algorithm and the background calibration f...

Full description

Saved in:
Bibliographic Details
Published inCircuits, systems, and signal processing Vol. 42; no. 6; pp. 3181 - 3199
Main Authors Fan, Hua, Wang, Yunan, Wei, Qi, Feng, Quanyuan, Zhou, Wei
Format Journal Article
LanguageEnglish
Published New York Springer US 01.06.2023
Springer Nature B.V
Subjects
Online AccessGet full text
ISSN0278-081X
1531-5878
DOI10.1007/s00034-022-02266-2

Cover

Abstract This paper presents a foreground calibration algorithm combination with a background calibration algorithm for successive approximation register analog-to-digital converters (ADC). The foreground calibration for capacitor mismatch is capacitor recombination algorithm and the background calibration for capacitor mismatch is single-channel least mean square (LMS) algorithm. The capacitor recombination algorithm can initially calibrate the capacitor array mismatch and provide an environment conducive to convergence for LMS algorithm. After running the capacitor recombination algorithm, the convergence speed of LMS algorithm can be improved. The results of 100 times of Monte Carlo simulation show that LMS algorithm can converge within 1500 cycles, the ADC signal-to-noise and distortion ratio is improved from 71.63 to 97.47 dB, the spurious-free dynamic range is improved from 84.98 to 125.28 dB, the effective number of bits is improved from 12.85 to 15.90 bits, the differential nonlinearity is reduced from 2.09 to 0.90 LSBs, and the integer nonlinear is reduced from 7.14 to 0.68 LSBs.
AbstractList This paper presents a foreground calibration algorithm combination with a background calibration algorithm for successive approximation register analog-to-digital converters (ADC). The foreground calibration for capacitor mismatch is capacitor recombination algorithm and the background calibration for capacitor mismatch is single-channel least mean square (LMS) algorithm. The capacitor recombination algorithm can initially calibrate the capacitor array mismatch and provide an environment conducive to convergence for LMS algorithm. After running the capacitor recombination algorithm, the convergence speed of LMS algorithm can be improved. The results of 100 times of Monte Carlo simulation show that LMS algorithm can converge within 1500 cycles, the ADC signal-to-noise and distortion ratio is improved from 71.63 to 97.47 dB, the spurious-free dynamic range is improved from 84.98 to 125.28 dB, the effective number of bits is improved from 12.85 to 15.90 bits, the differential nonlinearity is reduced from 2.09 to 0.90 LSBs, and the integer nonlinear is reduced from 7.14 to 0.68 LSBs.
Author Fan, Hua
Wei, Qi
Feng, Quanyuan
Zhou, Wei
Wang, Yunan
Author_xml – sequence: 1
  givenname: Hua
  orcidid: 0000-0001-7629-2183
  surname: Fan
  fullname: Fan, Hua
  email: fanhua7531@163.com
  organization: School of Integrated Circuit Science and Engineering (Exemplary School of Microelectronics), University of Electronic Science and Technology of China, Chongqing Institute of Microelectronics Industry Technology, University of Electronic Science and Technology of China
– sequence: 2
  givenname: Yunan
  surname: Wang
  fullname: Wang, Yunan
  organization: School of Shenzhen Institute for Advanced Study, University of Electronic Science and Technology of China
– sequence: 3
  givenname: Qi
  surname: Wei
  fullname: Wei, Qi
  email: weiqi@tsinghua.edu.cn
  organization: Department of Precision Instrument, Tsinghua University
– sequence: 4
  givenname: Quanyuan
  surname: Feng
  fullname: Feng, Quanyuan
  organization: School of Information Science and Technology, Southwest Jiaotong University
– sequence: 5
  givenname: Wei
  surname: Zhou
  fullname: Zhou, Wei
  organization: School of Integrated Circuit Science and Engineering (Exemplary School of Microelectronics), University of Electronic Science and Technology of China
BookMark eNp9kEtLAzEUhYNUsFb_gKuA69E85pEs6_iEitAquAuZJFNT2qQmU6T_3rQjKC66CJfknu_m3HMKBs47A8AFRlcYoeo6IoRoniFCdqcsM3IEhrigOCtYxQZgiEjFMsTw-wk4jXGBEOY5J0MgarmWynY-wKlRftVYJzvrHRwv5z7Y7mMF6_2r0fArXeHkefanZx3EZXZjOzgbT-H4tu5FU6M3TkuntmfguJXLaM5_6gi83d-91o_Z5OXhqR5PMkUx77KWcsMlJkhzVVHFkWwJLluOdEOTzxzjoqK64HlDqC4LSbhuFMOaNUSptjR0BC77uevgPzcmdmLhN8GlLwVhmOZFxSlLKtarVPAxBtOKtPp-3y5IuxQYiV2coo9TpCjFPk5BEkr-oetgVzJsD0O0h2ISu7kJv64OUN-kaoga
CitedBy_id crossref_primary_10_1007_s00034_023_02536_7
crossref_primary_10_1515_biol_2022_0664
Cites_doi 10.1109/ISCAS51556.2021.9401172
10.1109/ICICDT51558.2021.9626536
10.1109/ASICON52560.2021.9620474
10.23919/MIXDES.2018.8436826
10.1109/TCSI.2014.2354751
10.1109/ICICM54364.2021.9660322
10.1109/A-SSCC48613.2020.9336130
10.1109/JSSC.2019.2915583
10.1109/JSSC.2018.2793558
10.23919/VLSIC.2019.8777944
10.1109/ASSCC.2016.7844158
10.1109/JSSC.2016.2592623
10.1109/TCSI.2008.2001757
10.1109/VLSIC.2014.6858371
10.1109/ISSCC.2018.8310274
10.1109/TCSI.2021.3096242
10.1109/VLSI-DAT.2016.7482524
10.1109/ISSCC.2010.5433830
10.1109/JSSC.2005.856291
10.1109/JSSC.2017.2784761
10.1109/ISSCC.2010.5433829
10.1109/ISCAS.2013.6572376
10.1109/MWSCAS48704.2020.9184583
ContentType Journal Article
Copyright The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2023. Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
Copyright_xml – notice: The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2023. Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
DBID AAYXX
CITATION
3V.
7SC
7SP
7XB
88I
8AL
8AO
8FD
8FE
8FG
8FK
ABJCF
ABUWG
AFKRA
ARAPS
AZQEC
BENPR
BGLVJ
CCPQU
DWQXO
GNUQQ
HCIFZ
JQ2
K7-
L6V
L7M
L~C
L~D
M0N
M2P
M7S
P5Z
P62
PHGZM
PHGZT
PKEHL
PQEST
PQGLB
PQQKQ
PQUKI
PRINS
PTHSS
Q9U
S0W
DOI 10.1007/s00034-022-02266-2
DatabaseName CrossRef
ProQuest Central (Corporate)
Computer and Information Systems Abstracts
Electronics & Communications Abstracts
ProQuest Central (purchase pre-March 2016)
Science Database (Alumni Edition)
Computing Database (Alumni Edition)
ProQuest Pharma Collection
Technology Research Database
ProQuest SciTech Collection
ProQuest Technology Collection
ProQuest Central (Alumni) (purchase pre-March 2016)
Materials Science & Engineering Collection
ProQuest Central (Alumni)
ProQuest Central UK/Ireland
Advanced Technologies & Computer Science Collection
ProQuest Central Essentials - QC
ProQuest Central
Technology Collection
ProQuest One
ProQuest Central
ProQuest Central Student
SciTech Premium Collection
ProQuest Computer Science Collection
Computer Science Database
ProQuest Engineering Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
Computing Database
Science Database
Engineering Database
Advanced Technologies & Aerospace Database
ProQuest Advanced Technologies & Aerospace Collection
Proquest Central Premium
ProQuest One Academic
ProQuest One Academic Middle East (New)
ProQuest One Academic Eastern Edition (DO NOT USE)
ProQuest One Applied & Life Sciences
ProQuest One Academic
ProQuest One Academic UKI Edition
ProQuest Central China
Engineering Collection
ProQuest Central Basic
DELNET Engineering & Technology Collection
DatabaseTitle CrossRef
Computer Science Database
ProQuest Central Student
Technology Collection
Technology Research Database
Computer and Information Systems Abstracts – Academic
ProQuest One Academic Middle East (New)
ProQuest Advanced Technologies & Aerospace Collection
ProQuest Central Essentials
ProQuest Computer Science Collection
Computer and Information Systems Abstracts
ProQuest Central (Alumni Edition)
SciTech Premium Collection
ProQuest One Community College
ProQuest Pharma Collection
ProQuest Central China
ProQuest Central
ProQuest One Applied & Life Sciences
ProQuest Engineering Collection
ProQuest Central Korea
ProQuest Central (New)
Advanced Technologies Database with Aerospace
Engineering Collection
Advanced Technologies & Aerospace Collection
ProQuest Computing
Engineering Database
ProQuest Science Journals (Alumni Edition)
ProQuest Central Basic
ProQuest Science Journals
ProQuest Computing (Alumni Edition)
ProQuest One Academic Eastern Edition
Electronics & Communications Abstracts
ProQuest Technology Collection
ProQuest SciTech Collection
Computer and Information Systems Abstracts Professional
Advanced Technologies & Aerospace Database
ProQuest One Academic UKI Edition
ProQuest DELNET Engineering and Technology Collection
Materials Science & Engineering Collection
ProQuest One Academic
ProQuest Central (Alumni)
ProQuest One Academic (New)
DatabaseTitleList Computer Science Database

Database_xml – sequence: 1
  dbid: 8FG
  name: ProQuest Technology Collection
  url: https://search.proquest.com/technologycollection1
  sourceTypes: Aggregation Database
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1531-5878
EndPage 3199
ExternalDocumentID 10_1007_s00034_022_02266_2
GrantInformation_xml – fundername: the Important Project of the National Natural Science
  grantid: 62090012
– fundername: Chongqing Natural Science Foundation
  grantid: 2022NSCQ-MSX5348
– fundername: Intelligent Terminal Key Laboratory of Sichuan Province
  grantid: SCITLAB-1001
– fundername: Open Foundation of the State Key Laboratory of Electronic Thin Films and Integrated Devices
  grantid: KFJJ202006
– fundername: Sichuan Province Science and Technology Support Program
  grantid: 2022YFG0164
  funderid: http://dx.doi.org/10.13039/100012542
– fundername: Medico-Engineering Cooperation Funds from University of Electronic Science and Technology of China
  grantid: ZYGX2021YGLH203
GroupedDBID -5B
-5G
-BR
-EM
-Y2
-~C
-~X
.86
.VR
06D
0R~
0VY
1N0
1SB
2.D
203
28-
29B
29~
2J2
2JN
2JY
2KG
2LR
2P1
2VQ
2~H
30V
3V.
4.4
406
408
409
40D
40E
5GY
5QI
5VS
67Z
6NX
78A
88I
8AO
8FE
8FG
8FW
8UJ
95-
95.
95~
96X
AAAVM
AABHQ
AACDK
AAHNG
AAIAL
AAJBT
AAJKR
AANZL
AARHV
AARTL
AASML
AATNV
AATVU
AAUYE
AAWCG
AAYIU
AAYQN
AAYTO
AAYZH
ABAKF
ABBBX
ABBXA
ABDZT
ABECU
ABFTV
ABHQN
ABJCF
ABJOX
ABKCH
ABKTR
ABMNI
ABMQK
ABNWP
ABQBU
ABQSL
ABSXP
ABTEG
ABTHY
ABTKH
ABTMW
ABULA
ABUWG
ABWNU
ABXPI
ACAOD
ACBXY
ACDTI
ACGFS
ACGOD
ACHSB
ACHXU
ACIWK
ACKNC
ACMDZ
ACMLO
ACOKC
ACOMO
ACPIV
ACZOJ
ADHHG
ADHIR
ADIMF
ADINQ
ADKNI
ADKPE
ADRFC
ADTPH
ADURQ
ADYFF
ADZKW
AEBTG
AEFIE
AEFQL
AEGAL
AEGNC
AEJHL
AEJRE
AEKMD
AEMSY
AENEX
AEOHA
AEPYU
AESKC
AETLH
AEVLU
AEXYK
AFEXP
AFGCZ
AFKRA
AFLOW
AFQWF
AFWTZ
AFZKB
AGAYW
AGDGC
AGGDS
AGJBK
AGMZJ
AGQEE
AGQMX
AGRTI
AGWIL
AGWZB
AGYKE
AHAVH
AHBYD
AHKAY
AHSBF
AHYZX
AIAKS
AIGIU
AIIXL
AILAN
AITGF
AJBLW
AJRNO
AJZVZ
ALMA_UNASSIGNED_HOLDINGS
ALWAN
AMKLP
AMXSW
AMYLF
AMYQR
AOCGG
ARAPS
ARCEE
ARMRJ
ASPBG
AVWKF
AXYYD
AYJHY
AZFZN
AZQEC
B-.
BA0
BBWZM
BDATZ
BENPR
BGLVJ
BGNMA
BPHCQ
BSONS
CAG
CCPQU
COF
CSCUP
DDRTE
DL5
DNIVK
DPUIP
DWQXO
EBLON
EBS
EIOEI
EJD
ESBYG
FEDTE
FERAY
FFXSO
FIGPU
FINBP
FNLPD
FRRFC
FSGXE
FWDCC
GGCAI
GGRSB
GJIRD
GNUQQ
GNWQR
GQ6
GQ7
GQ8
GXS
H13
HCIFZ
HF~
HG5
HG6
HMJXF
HQYDN
HRMNR
HVGLF
HZ~
I-F
IHE
IJ-
IKXTQ
ITM
IWAJR
IXC
IZIGR
IZQ
I~X
J-C
J0Z
JBSCW
JCJTX
JZLTJ
K6V
K7-
KDC
KOV
KOW
L6V
LAS
LLZTM
M0N
M2P
M4Y
M7S
MA-
N2Q
N9A
NB0
NDZJH
NPVJJ
NQJWS
NU0
O9-
O93
O9G
O9I
O9J
OAM
P19
P2P
P62
P9P
PF0
PQQKQ
PROAC
PT4
PT5
PTHSS
Q2X
QOK
QOS
R4E
R89
R9I
RHV
RNI
RNS
ROL
RPX
RSV
RZK
S0W
S16
S1Z
S26
S27
S28
S3B
SAP
SCLPG
SCV
SDH
SDM
SEG
SHX
SISQX
SJYHP
SNE
SNPRN
SNX
SOHCF
SOJ
SPISZ
SRMVM
SSLCW
STPWE
SZN
T13
T16
TN5
TSG
TSK
TSV
TUC
U2A
UG4
UOJIU
UTJUX
UZXMN
VC2
VFIZW
W23
W48
WK8
YLTOR
Z45
Z7R
Z7S
Z7X
Z7Z
Z83
Z88
Z8M
Z8N
Z8R
Z8T
Z8W
Z92
ZMTXR
_50
~A9
~EX
AAPKM
AAYXX
ABBRH
ABDBE
ABFSG
ABRTQ
ACSTC
ADHKG
AEZWR
AFDZB
AFHIU
AFOHR
AGQPQ
AHPBZ
AHWEU
AIXLP
AMVHM
ATHPR
AYFIA
CITATION
PHGZM
PHGZT
PQGLB
PUEGO
7SC
7SP
7XB
8AL
8FD
8FK
JQ2
L7M
L~C
L~D
PKEHL
PQEST
PQUKI
PRINS
Q9U
ID FETCH-LOGICAL-c319t-f39e9a120d9c73c90af216f90db3492411573d594b23d65a29dbc81d8b2ccf6e3
IEDL.DBID BENPR
ISSN 0278-081X
IngestDate Sat Aug 23 13:10:35 EDT 2025
Thu Apr 24 23:04:57 EDT 2025
Wed Oct 01 01:31:42 EDT 2025
Fri Feb 21 02:45:19 EST 2025
IsPeerReviewed true
IsScholarly true
Issue 6
Keywords Successive approximation register (SAR)
Analog-to-digital converter (ADC)
Least mean square (LMS) algorithm
Capacitor recombination algorithm
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c319t-f39e9a120d9c73c90af216f90db3492411573d594b23d65a29dbc81d8b2ccf6e3
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ORCID 0000-0001-7629-2183
PQID 2813457938
PQPubID 30136
PageCount 19
ParticipantIDs proquest_journals_2813457938
crossref_citationtrail_10_1007_s00034_022_02266_2
crossref_primary_10_1007_s00034_022_02266_2
springer_journals_10_1007_s00034_022_02266_2
ProviderPackageCode CITATION
AAYXX
PublicationCentury 2000
PublicationDate 20230600
2023-06-00
20230601
PublicationDateYYYYMMDD 2023-06-01
PublicationDate_xml – month: 6
  year: 2023
  text: 20230600
PublicationDecade 2020
PublicationPlace New York
PublicationPlace_xml – name: New York
– name: Cambridge
PublicationSubtitle CSSP
PublicationTitle Circuits, systems, and signal processing
PublicationTitleAbbrev Circuits Syst Signal Process
PublicationYear 2023
Publisher Springer US
Springer Nature B.V
Publisher_xml – name: Springer US
– name: Springer Nature B.V
References C.P. Hurrell, C. Lyden, D. Laing, D. Hummerston, M. Vickery, An 18b 12.5 MHz ADC with 93dB SNR, in: 2010 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 378–379. IEEE (2010)
A. Bannon, C.P. Hurrell, D. Hummerston, C. Lyden, An 18 b 5 MS/s SAR ADC with 100.2 dB dynamic range, in: 2014 Symposium on VLSI Circuits Digest of Technical Papers, pp. 1–2. IEEE (2014)
Y.-S. Hu, J.-H. Lin, D.-G. Lin, K.-Y. Lin, H.-S. Chen, An 89.55dB-SFDR 179.6dB-FoMs 12-bit l-MS/s SAR-assisted SAR ADC with weight-split compensation calibration, in: 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 253–256 (2018)
W.-H. Huang, S.-H. Wu, Z.-X. Chen, Y.-S. Shu, An amplifier-less calibration-free SAR ADC achieving 100dB SNDR for multi-channel ECG acquisition with 667mV pp linear input range, in: 2019 Symposium on VLSI Circuits, pp. C70–C71. IEEE (2019)
B. Xu, Y. Chiu, Background calibration of time-interleaved ADC using direct derivative information, in: 2013 IEEE International symposium on Circuits and Systems (ISCAS), pp. 2456–2459. IEEE (2013)
F. Ye, J. Ren, A 12-bit SAR ADC using pseudo-dynamic weighting C-DAC for capacitor error calibration, in: 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 746–749 (2020)
McNeillJColnMCWLariveeBJ“Split ADC” architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADCIEEE J. Solid-State Circuits200540122437244510.1109/JSSC.2005.856291
ShenJShikataAFernandoLDGuthrieNChenBMaddoxMMascarenhasNKapustaRColnMCWA 16-bit 16-MS/s SAR ADC with on-chip calibration in 55-nm CMOSIEEE J. Solid-State Circuits20185341149116010.1109/JSSC.2017.2784761
K.-H. Chang, C.-C. Hsieh, A 12b 10MS/s 18.9 fJ/conversion-step sub-radix-2 SAR ADC, in: 2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), pp. 1–4. IEEE (2016)
Y.-H. Chung, C.-H. Tien, Q.-F. Zeng, A 16-Bit calibration-free SAR ADC with binary-window and capacitor-swapping DAC switching schemes. IEEE Trans. Circuits Syst. I Regul. Pap. (2021)
Y. Wang, L. Zhang, F. Mei, Y. Chen, J. Wu, Digital calibration of capacitor mismatch and gain error in pipelined SAR ADCs, in: 2021 IEEE 14th International Conference on ASIC (ASICON), pp. 1–4. IEEE (2021)
S. Konno, Y. Miyahara, K. Sobue, K. Hamashita, A 16b 1.62 MS/s calibration-free SAR ADC with 86.6 dB SNDR utilizing DAC mismatch cancellation based on symmetry, in: 2020 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 1–2. IEEE (2020)
H. Li, M. Maddox, M.C.W. Coin, W. Buckley, D. Hummerston, N. Naeem, A signal-independent background-calibrating 20b 1MS/S SAR ADC with 0.3 ppm INL, in: 2018 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 242–244. IEEE (2018)
ChenBMaddoxMColnMCWLuYFernandoLDPrecision passive-charge-sharing SAR ADC: analysis, design, and measurement resultsIEEE J. Solid-State Circuits20185351481149210.1109/JSSC.2018.2793558
ChanKLRakuljicNGaltonISegmented dynamic element matching for high-resolution digital-to-analog conversionIEEE Trans. Circuits Syst. I Regul. Pap.2008551133833392251748510.1109/TCSI.2008.2001757
W. Liu, P. Huang, Y. Chiu, A 12b 22.5/45MS/s 3.0 mW 0.059 mm2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$^{2}$$\end{document} CMOS SAR ADC achieving over 90dB SFDR, in: 2010 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 380–381. IEEE (2010)
ShuY-SKuoL-TLoT-YAn oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR over 1 kHz BW in 55 nm CMOSIEEE J. Solid-state Circuits201651122928294010.1109/JSSC.2016.2592623
L. Wei, G. Shangshang, W. Xiao, S. Shiguang, Background LMS calibration algorithm realization for SAR-ADC, in: 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM), pp. 142–146. IEEE (2021)
H. Fan, Y. Wang, X. Wu, A realizable digital bubble sorting SAR ADC calibration technology, in: 2021 International Conference on IC Design and Technology (ICICDT), pp. 1–4. IEEE (2021)
ZhouYXuBChiuYA 12-b 1-GS/s 31.5-mW time-interleaved SAR ADC with analog HPF-assisted skew calibration and randomly sampling reference ADCIEEE J. Solid-State Circuits20195482207221810.1109/JSSC.2019.2915583
Z. Lan, L. Dong, X. Jing, L. Geng, A 12-bit 100MS/s SAR ADC with digital error correction and high-speed LMS-based background calibration, in: 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1–5. IEEE (2021)
M. Maddox, B. Chen, M. Coln, R. Kapusta, J. Shen, L. Fernando, A 16 bit linear passive-charge-sharing SAR ADC in 55nm CMOS, in: 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 153–156. IEEE (2016)
X. Ding, K. Hofmann, L. Zhang, D. Yi, Y. Ma, Redundant double conversion based digital background calibration of SAR ADC with convergence acceleration and assistance, in: 2018 25th International Conference ”Mixed Design of Integrated Circuits and System” (MIXDES), pp. 192–197. IEEE (2018)
McNeillJAMajidiRGongJ“Split ADC” background linearization of VCO-based ADCsIEEE Trans. Circuits Syst. I Regul. Pap.2014621495810.1109/TCSI.2014.2354751
2266_CR10
2266_CR21
2266_CR20
2266_CR12
2266_CR23
2266_CR11
2266_CR22
Y Zhou (2266_CR24) 2019; 54
JA McNeill (2266_CR17) 2014; 62
KL Chan (2266_CR2) 2008; 55
2266_CR7
2266_CR6
2266_CR9
2266_CR8
J Shen (2266_CR18) 2018; 53
Y-S Shu (2266_CR19) 2016; 51
2266_CR3
2266_CR14
2266_CR13
2266_CR5
J McNeill (2266_CR16) 2005; 40
2266_CR15
2266_CR1
B Chen (2266_CR4) 2018; 53
References_xml – reference: Y.-H. Chung, C.-H. Tien, Q.-F. Zeng, A 16-Bit calibration-free SAR ADC with binary-window and capacitor-swapping DAC switching schemes. IEEE Trans. Circuits Syst. I Regul. Pap. (2021)
– reference: L. Wei, G. Shangshang, W. Xiao, S. Shiguang, Background LMS calibration algorithm realization for SAR-ADC, in: 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM), pp. 142–146. IEEE (2021)
– reference: M. Maddox, B. Chen, M. Coln, R. Kapusta, J. Shen, L. Fernando, A 16 bit linear passive-charge-sharing SAR ADC in 55nm CMOS, in: 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 153–156. IEEE (2016)
– reference: McNeillJColnMCWLariveeBJ“Split ADC” architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADCIEEE J. Solid-State Circuits200540122437244510.1109/JSSC.2005.856291
– reference: Y. Wang, L. Zhang, F. Mei, Y. Chen, J. Wu, Digital calibration of capacitor mismatch and gain error in pipelined SAR ADCs, in: 2021 IEEE 14th International Conference on ASIC (ASICON), pp. 1–4. IEEE (2021)
– reference: ShenJShikataAFernandoLDGuthrieNChenBMaddoxMMascarenhasNKapustaRColnMCWA 16-bit 16-MS/s SAR ADC with on-chip calibration in 55-nm CMOSIEEE J. Solid-State Circuits20185341149116010.1109/JSSC.2017.2784761
– reference: ChanKLRakuljicNGaltonISegmented dynamic element matching for high-resolution digital-to-analog conversionIEEE Trans. Circuits Syst. I Regul. Pap.2008551133833392251748510.1109/TCSI.2008.2001757
– reference: B. Xu, Y. Chiu, Background calibration of time-interleaved ADC using direct derivative information, in: 2013 IEEE International symposium on Circuits and Systems (ISCAS), pp. 2456–2459. IEEE (2013)
– reference: K.-H. Chang, C.-C. Hsieh, A 12b 10MS/s 18.9 fJ/conversion-step sub-radix-2 SAR ADC, in: 2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), pp. 1–4. IEEE (2016)
– reference: Z. Lan, L. Dong, X. Jing, L. Geng, A 12-bit 100MS/s SAR ADC with digital error correction and high-speed LMS-based background calibration, in: 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1–5. IEEE (2021)
– reference: A. Bannon, C.P. Hurrell, D. Hummerston, C. Lyden, An 18 b 5 MS/s SAR ADC with 100.2 dB dynamic range, in: 2014 Symposium on VLSI Circuits Digest of Technical Papers, pp. 1–2. IEEE (2014)
– reference: X. Ding, K. Hofmann, L. Zhang, D. Yi, Y. Ma, Redundant double conversion based digital background calibration of SAR ADC with convergence acceleration and assistance, in: 2018 25th International Conference ”Mixed Design of Integrated Circuits and System” (MIXDES), pp. 192–197. IEEE (2018)
– reference: H. Li, M. Maddox, M.C.W. Coin, W. Buckley, D. Hummerston, N. Naeem, A signal-independent background-calibrating 20b 1MS/S SAR ADC with 0.3 ppm INL, in: 2018 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 242–244. IEEE (2018)
– reference: S. Konno, Y. Miyahara, K. Sobue, K. Hamashita, A 16b 1.62 MS/s calibration-free SAR ADC with 86.6 dB SNDR utilizing DAC mismatch cancellation based on symmetry, in: 2020 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 1–2. IEEE (2020)
– reference: C.P. Hurrell, C. Lyden, D. Laing, D. Hummerston, M. Vickery, An 18b 12.5 MHz ADC with 93dB SNR, in: 2010 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 378–379. IEEE (2010)
– reference: Y.-S. Hu, J.-H. Lin, D.-G. Lin, K.-Y. Lin, H.-S. Chen, An 89.55dB-SFDR 179.6dB-FoMs 12-bit l-MS/s SAR-assisted SAR ADC with weight-split compensation calibration, in: 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp. 253–256 (2018)
– reference: W. Liu, P. Huang, Y. Chiu, A 12b 22.5/45MS/s 3.0 mW 0.059 mm2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$^{2}$$\end{document} CMOS SAR ADC achieving over 90dB SFDR, in: 2010 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 380–381. IEEE (2010)
– reference: McNeillJAMajidiRGongJ“Split ADC” background linearization of VCO-based ADCsIEEE Trans. Circuits Syst. I Regul. Pap.2014621495810.1109/TCSI.2014.2354751
– reference: F. Ye, J. Ren, A 12-bit SAR ADC using pseudo-dynamic weighting C-DAC for capacitor error calibration, in: 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 746–749 (2020)
– reference: H. Fan, Y. Wang, X. Wu, A realizable digital bubble sorting SAR ADC calibration technology, in: 2021 International Conference on IC Design and Technology (ICICDT), pp. 1–4. IEEE (2021)
– reference: ZhouYXuBChiuYA 12-b 1-GS/s 31.5-mW time-interleaved SAR ADC with analog HPF-assisted skew calibration and randomly sampling reference ADCIEEE J. Solid-State Circuits20195482207221810.1109/JSSC.2019.2915583
– reference: ChenBMaddoxMColnMCWLuYFernandoLDPrecision passive-charge-sharing SAR ADC: analysis, design, and measurement resultsIEEE J. Solid-State Circuits20185351481149210.1109/JSSC.2018.2793558
– reference: ShuY-SKuoL-TLoT-YAn oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR over 1 kHz BW in 55 nm CMOSIEEE J. Solid-state Circuits201651122928294010.1109/JSSC.2016.2592623
– reference: W.-H. Huang, S.-H. Wu, Z.-X. Chen, Y.-S. Shu, An amplifier-less calibration-free SAR ADC achieving 100dB SNDR for multi-channel ECG acquisition with 667mV pp linear input range, in: 2019 Symposium on VLSI Circuits, pp. C70–C71. IEEE (2019)
– ident: 2266_CR12
  doi: 10.1109/ISCAS51556.2021.9401172
– ident: 2266_CR7
  doi: 10.1109/ICICDT51558.2021.9626536
– ident: 2266_CR20
  doi: 10.1109/ASICON52560.2021.9620474
– ident: 2266_CR6
  doi: 10.23919/MIXDES.2018.8436826
– volume: 62
  start-page: 49
  issue: 1
  year: 2014
  ident: 2266_CR17
  publication-title: IEEE Trans. Circuits Syst. I Regul. Pap.
  doi: 10.1109/TCSI.2014.2354751
– ident: 2266_CR21
  doi: 10.1109/ICICM54364.2021.9660322
– ident: 2266_CR11
  doi: 10.1109/A-SSCC48613.2020.9336130
– volume: 54
  start-page: 2207
  issue: 8
  year: 2019
  ident: 2266_CR24
  publication-title: IEEE J. Solid-State Circuits
  doi: 10.1109/JSSC.2019.2915583
– volume: 53
  start-page: 1481
  issue: 5
  year: 2018
  ident: 2266_CR4
  publication-title: IEEE J. Solid-State Circuits
  doi: 10.1109/JSSC.2018.2793558
– ident: 2266_CR9
  doi: 10.23919/VLSIC.2019.8777944
– ident: 2266_CR15
  doi: 10.1109/ASSCC.2016.7844158
– volume: 51
  start-page: 2928
  issue: 12
  year: 2016
  ident: 2266_CR19
  publication-title: IEEE J. Solid-state Circuits
  doi: 10.1109/JSSC.2016.2592623
– volume: 55
  start-page: 3383
  issue: 11
  year: 2008
  ident: 2266_CR2
  publication-title: IEEE Trans. Circuits Syst. I Regul. Pap.
  doi: 10.1109/TCSI.2008.2001757
– ident: 2266_CR1
  doi: 10.1109/VLSIC.2014.6858371
– ident: 2266_CR13
  doi: 10.1109/ISSCC.2018.8310274
– ident: 2266_CR5
  doi: 10.1109/TCSI.2021.3096242
– ident: 2266_CR3
  doi: 10.1109/VLSI-DAT.2016.7482524
– ident: 2266_CR14
  doi: 10.1109/ISSCC.2010.5433830
– volume: 40
  start-page: 2437
  issue: 12
  year: 2005
  ident: 2266_CR16
  publication-title: IEEE J. Solid-State Circuits
  doi: 10.1109/JSSC.2005.856291
– volume: 53
  start-page: 1149
  issue: 4
  year: 2018
  ident: 2266_CR18
  publication-title: IEEE J. Solid-State Circuits
  doi: 10.1109/JSSC.2017.2784761
– ident: 2266_CR8
– ident: 2266_CR10
  doi: 10.1109/ISSCC.2010.5433829
– ident: 2266_CR22
  doi: 10.1109/ISCAS.2013.6572376
– ident: 2266_CR23
  doi: 10.1109/MWSCAS48704.2020.9184583
SSID ssj0019492
Score 2.3218741
Snippet This paper presents a foreground calibration algorithm combination with a background calibration algorithm for successive approximation register...
SourceID proquest
crossref
springer
SourceType Aggregation Database
Enrichment Source
Index Database
Publisher
StartPage 3181
SubjectTerms Algorithms
Analog to digital converters
Calibration
Capacitors
Circuits and Systems
Convergence
Electrical Engineering
Electronics and Microelectronics
Engineering
Instrumentation
Monte Carlo simulation
Nonlinearity
Redundancy
Signal,Image and Speech Processing
SummonAdditionalLinks – databaseName: SpringerLink Journals (ICM)
  dbid: U2A
  link: http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwELYQLDAgnqJQkAc2iFQ7iROPIVBViDK0VOpm1Y9ApTZFbfj_nJ1HCwIkhizxI9J39vku5_sOoWsFNnusNCxeRRg4KBL0YBgbD4wTJiOVdTS3ycn9Z9YbBY_jcFwlha3q2-51SNJp6ibZzXGpePb2OTyMeaB4d0JL5wWreESTJnbAA1cK2YbU4JNkXKXK_DzH1-NobWN-C4u606Z7gPYrMxEnpVwP0ZbJj9DeBnngMRIpnHMKNuQSWx9yDi6uQxkns9cFuPxvc5y6t0Zj-7cVP_WHG23THANsd9MCD5MBTu7TstPA2LQyq3JP0Kj78JL2vKpcgqdgHxVe5nPDJ4RaeCNf8c4ko4RlvKOlpSAMLK2Or0MeSOprFk4o11KBuRpLqlTGjH-KtvNFbs4QpiyLQFQ8C3QcWBNOSqP9SSYNCUikaQuRGjWhKi5xW9JiJhoWZIe0AJSFQ1rAmJtmzHvJpPFn73YtDFHtqpWgMfGDEDRK3EK3tYDWzb_Pdv6_7hdo11aVL2-EtdF2sfwwl2B7FPLKLbVPuW3Mkw
  priority: 102
  providerName: Springer Nature
Title Capacitor Recombination Algorithm Combined with LMS Algorithm in 16-Bit SAR ADC with Redundancy
URI https://link.springer.com/article/10.1007/s00034-022-02266-2
https://www.proquest.com/docview/2813457938
Volume 42
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVEBS
  databaseName: Mathematics Source
  customDbUrl:
  eissn: 1531-5878
  dateEnd: 20241102
  omitProxy: false
  ssIdentifier: ssj0019492
  issn: 0278-081X
  databaseCode: AMVHM
  dateStart: 20110201
  isFulltext: true
  titleUrlDefault: https://www.ebsco.com/products/research-databases/mathematics-source
  providerName: EBSCOhost
– providerCode: PRVPQU
  databaseName: ProQuest Central
  customDbUrl: http://www.proquest.com/pqcentral?accountid=15518
  eissn: 1531-5878
  dateEnd: 20241102
  omitProxy: true
  ssIdentifier: ssj0019492
  issn: 0278-081X
  databaseCode: BENPR
  dateStart: 19970101
  isFulltext: true
  titleUrlDefault: https://www.proquest.com/central
  providerName: ProQuest
– providerCode: PRVPQU
  databaseName: ProQuest Technology Collection
  customDbUrl:
  eissn: 1531-5878
  dateEnd: 20241102
  omitProxy: true
  ssIdentifier: ssj0019492
  issn: 0278-081X
  databaseCode: 8FG
  dateStart: 19970101
  isFulltext: true
  titleUrlDefault: https://search.proquest.com/technologycollection1
  providerName: ProQuest
– providerCode: PRVAVX
  databaseName: SpringerLINK - Czech Republic Consortium
  customDbUrl:
  eissn: 1531-5878
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0019492
  issn: 0278-081X
  databaseCode: AGYKE
  dateStart: 19970101
  isFulltext: true
  titleUrlDefault: http://link.springer.com
  providerName: Springer Nature
– providerCode: PRVAVX
  databaseName: SpringerLink Journals (ICM)
  customDbUrl:
  eissn: 1531-5878
  dateEnd: 99991231
  omitProxy: true
  ssIdentifier: ssj0019492
  issn: 0278-081X
  databaseCode: U2A
  dateStart: 19970101
  isFulltext: true
  titleUrlDefault: http://www.springerlink.com/journals/
  providerName: Springer Nature
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLZgu8AB8RTPKQduULGmbdYcECpjA_GY0GDSOFXNo4AE41X-P3bWboAEh17yUmM7jhPHnwF2NdrssTYovNoXeEBRqAej2HponAjV0nnTSApOvuqJs0F4PoyGM9CrYmHoWWWlE52iNi-a7sgPeOwHYYTSFB-9vnmUNYq8q1UKjaxMrWAOHcTYLNQ5IWPVoH7c6V33J34FGbo0yeRuw9_xh2UYjQumc1gtHr1ux08Ij__cqqb25y-XqduJuouwUJqQLBnzfAlm7GgZ5r8BC65A2sY9UONifWd0vnzG46_jAEue7nFSxcMza7tSaxjdxLLLq5tvdY8jhiQ9fizYTdJnyUl73KhvKeSM1PEqDLqd2_aZV6ZS8DSuscLLA2ll5nMifSvQspnl3Be5bBpF8IQhQe4EJpKh4oERUcalURpN2VhxrXNhgzWojV5Gdh0YF3kL2Sjz0MQhmXdKWRNkubJ-6LcM3wC_olqqS5xxSnfxlE4Qkh2lU6Ry6iidYp-9SZ_XMcrGv623K2ak5Yr7SKfysQH7FYOm1X-Ptvn_aFswRxnmx6_DtqFWvH_aHbRDCtWA2bh72oB6cnp30WmUooalA558AW7X2cI
linkProvider ProQuest
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1NT9wwEB1RONAeKkqLoKXUBziVqBvH8cYHVC0LaIHdFVpA2puJPwJIsFBIVfXP9bd1xpvsAhLcOOSS2FYy8zKesT1vANYt-uyZdQheG0sMUAzawTTzETon0jRt0XCKkpN7fdk5FQfDdDgD_-pcGDpWWdvEYKjdjaU18h88ixORIpqyn7e_IqoaRburdQmNvCqt4LYCxViV2HHo__7BEO5-a38H9b3B-d7uSbsTVVUGIovwK6MiUV7lMae3aiZWNfKCx7JQDWeIuU8QG03iUiUMT5xMc66csejlZYZbW0if4LhvYE5gYwz-5rZ3-0eDyT6GEqEsM23v4efHwyptJyTvBW6YiE7T4yVlxB9PjVN_98kWbZj59hbgfeWystYYYx9gxo8W4d0DIsOPoNs451o0DneM4tlrDLeDxlnr6hyFWF5cs3a46x2jlV_W7R0_eHY5YqjC7cuSHbcGrLXTHjcaeEpxI_P_CU5fRahLMDu6GfllYFwWTYSNKoTLBLmTxniX5IXxsYibjq9AXEtN24rXnMprXOkJI3OQtEYp6yBpjX2-T_rcjlk9Xmy9WitDV3_4vZ7icQU2awVNHz8_2ueXR_sG852TXld39_uHX-AtVbcfn0xbhdny7rf_ij5QadYqoDE4e21s_wdbRRMy
linkToPdf http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1LT9wwEB7BVqrooWppEVDa-kBPbcTGSZz4gNB2t8sbIR7S3sz6VZBgoUsqxF_rr-uMk-xSpHLjkEtiW8nMl_GM5wWwalBnL4xF8JpYoIGiUQ5mhYtQORE6N75tJSUn7x-IrdN0Z5ANZuBPkwtDYZWNTAyC2l4bOiNf40WcpBmiqVjzdVjEYa-_cfMrog5S5Glt2mlUENl193dovt2ub_eQ11847_846W5FdYeByCD0ysgn0slhzOmN8sTI9tDzWHjZtpqq9qVUiSaxmUw1T6zIhlxabVDDKzQ3xguX4Lqz8CKnKu6Upd7fnHgwZBoaMpNjDz88HtQJOyFtL1SFiSiOHi8hIv7vpjjVdB85Z8Oe138Dr2tllXUqdL2FGTeah1cPShi-A9XF3dagWBgzsmSv0NAOvGady59IsvL8inXDXWcZnfmyvf3jB88uRgyZ9_2iZMedI9bpdatBR46S20jwv4fTZyHpArRG1yO3CIwLnyNgpE9tkZIiqbWzydBrF6dxbvkSxA3VlKkrmlNjjUs1qcUcKK2QyipQWuGcr5M5N1U9jydHrzTMUPW_faumSFyCbw2Dpo__v9ry06t9hpeIaLW3fbD7AeaorX0VkrYCrXL8231E5afUnwLKGJw9N6z_Ar3EEMw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Capacitor+Recombination+Algorithm+Combined+with+LMS+Algorithm+in+16-Bit+SAR+ADC+with+Redundancy&rft.jtitle=Circuits%2C+systems%2C+and+signal+processing&rft.au=Fan%2C+Hua&rft.au=Wang%2C+Yunan&rft.au=Wei%2C+Qi&rft.au=Feng%2C+Quanyuan&rft.date=2023-06-01&rft.pub=Springer+Nature+B.V&rft.issn=0278-081X&rft.eissn=1531-5878&rft.volume=42&rft.issue=6&rft.spage=3181&rft.epage=3199&rft_id=info:doi/10.1007%2Fs00034-022-02266-2&rft.externalDBID=HAS_PDF_LINK
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0278-081X&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0278-081X&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0278-081X&client=summon