ESD performance of LDMOS with source-bulk layout structure optimization
To enhance the robustness of LDMOS ESD protection devices, the influence of a source-bulk layout structure is analyzed by theoretical analysis and numerical simulation. Novel structures with varied source-bulk layout structures are fabricated and compared. As demonstrated by TLP testing, the optimiz...
Saved in:
| Published in | Journal of semiconductors Vol. 34; no. 12; pp. 40 - 44 |
|---|---|
| Main Author | |
| Format | Journal Article |
| Language | English |
| Published |
01.12.2013
|
| Subjects | |
| Online Access | Get full text |
| ISSN | 1674-4926 |
| DOI | 10.1088/1674-4926/34/12/124003 |
Cover
| Summary: | To enhance the robustness of LDMOS ESD protection devices, the influence of a source-bulk layout structure is analyzed by theoretical analysis and numerical simulation. Novel structures with varied source-bulk layout structures are fabricated and compared. As demonstrated by TLP testing, the optimized structure has an 88% larger It2 than a conventional one, and its Vtl is reduced from 55.53 to 50.69 V. |
|---|---|
| Bibliography: | To enhance the robustness of LDMOS ESD protection devices, the influence of a source-bulk layout structure is analyzed by theoretical analysis and numerical simulation. Novel structures with varied source-bulk layout structures are fabricated and compared. As demonstrated by TLP testing, the optimized structure has an 88% larger It2 than a conventional one, and its Vtl is reduced from 55.53 to 50.69 V. 11-5781/TN Jiang Lingli,Fan Hang, Lin Lijuan, Zhang Bo(State Key Laboratory of Electronic Thin Film and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China) ESD; LDMOS; source-bulk layout structure ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 23 |
| ISSN: | 1674-4926 |
| DOI: | 10.1088/1674-4926/34/12/124003 |