Performance-driven processor allocation
In current multiprogrammed multiprocessor systems, to take into account the performance of parallel applications is critical to decide an efficient processor allocation. In this paper, we present the performance-driven processor allocation policy (PDPA). PDPA is a new scheduling policy that implemen...
        Saved in:
      
    
          | Published in | IEEE transactions on parallel and distributed systems Vol. 16; no. 7; pp. 599 - 611 | 
|---|---|
| Main Authors | , , | 
| Format | Journal Article | 
| Language | English | 
| Published | 
        New York
          IEEE
    
        01.07.2005
     The Institute of Electrical and Electronics Engineers, Inc. (IEEE)  | 
| Subjects | |
| Online Access | Get full text | 
| ISSN | 1045-9219 1558-2183  | 
| DOI | 10.1109/TPDS.2005.85 | 
Cover
| Abstract | In current multiprogrammed multiprocessor systems, to take into account the performance of parallel applications is critical to decide an efficient processor allocation. In this paper, we present the performance-driven processor allocation policy (PDPA). PDPA is a new scheduling policy that implements a processor allocation policy and a multiprogramming-level policy, in a coordinated way, based on the measured application performance. With regard to the processor allocation, PDPA is a dynamic policy that allocates to applications the maximum number of processors to reach a given target efficiency. With regard to the multiprogramming level, PDPA allows the execution of a new application when free processors are available and the allocation of all the running applications is stable, or if some applications show bad performance. Results demonstrate that PDPA automatically adjusts the processor allocation of parallel applications to reach the specified target efficiency, and that it adjusts the multiprogramming level to the workload characteristics. PDPA is able to adjust the processor allocation and the multiprogramming level without human intervention, which is a desirable property for self-configurable systems, resulting in a better individual application response time. | 
    
|---|---|
| AbstractList | In current multiprogrammed multiprocessor systems, to take into account the performance of parallel applications is critical to decide an efficient processor allocation. In this paper, we present the performance-driven processor allocation policy (PDPA). PDPA is a new scheduling policy that implements a processor allocation policy and a multiprogramming-level policy, in a coordinated way, based on the measured application performance. With regard to the processor allocation, PDPA is a dynamic policy that allocates to applications the maximum number of processors to reach a given target efficiency. With regard to the multiprogramming level, PDPA allows the execution of a new application when free processors are available and the allocation of all the running applications is stable, or if some applications show bad performance. Results demonstrate that PDPA automatically adjusts the processor allocation of parallel applications to reach the specified target efficiency, and that it adjusts the multiprogramming level to the workload characteristics. PDPA is able to adjust the processor allocation and the multiprogramming level without human intervention, which is a desirable property for self-configurable systems, resulting in a better individual application response time. PDPA is able to adjust the processor allocation and the multiprogramming level without human intervention, which is a desirable property for self-configurable systems, resulting in a better individual application response time.  | 
    
| Author | Labarta, J. Corbalan, J. Martorell, X.  | 
    
| Author_xml | – sequence: 1 givenname: J. surname: Corbalan fullname: Corbalan, J. organization: Dept. d'Arquitectura de Computadors, Univ. Politecnica de Catalunya, Barcelona, Spain – sequence: 2 givenname: X. surname: Martorell fullname: Martorell, X. organization: Dept. d'Arquitectura de Computadors, Univ. Politecnica de Catalunya, Barcelona, Spain – sequence: 3 givenname: J. surname: Labarta fullname: Labarta, J. organization: Dept. d'Arquitectura de Computadors, Univ. Politecnica de Catalunya, Barcelona, Spain  | 
    
| BookMark | eNp1kEtLA0EQhAeJYBK9efMSPOjFjT2v3Z6jxCcEDBjPw2TSCxs2O3FmI_jv3RhBCHjqOnxVVNeA9ZrQEGPnHMacg7mdz-7fxgJAj1EfsT7XGjPBUfY6DUpnRnBzwgYprQC40qD67HpGsQxx7RpP2TJWn9SMNjF4SinEkavr4F1bheaUHZeuTnT2e4fs_fFhPnnOpq9PL5O7aeYll22mhVNaLQwsSZUkpcpdgQgSSXvM-UKUmjDXpVMFklmgJwPSOLlEECLPvRyyq31uV-JjS6m16yp5qmvXUNgmKxCKQgF24OUBuArb2HTdrBEgecGF6qCbPeRjSClSaTexWrv4ZTnY3WR2N5ndTWZRd7g4wH3V_rzfRlfV_5ku9qaKiP7yldRSovwGspN34w | 
    
| CODEN | ITDSEO | 
    
| CitedBy_id | crossref_primary_10_1109_TPDS_2010_121 crossref_primary_10_1145_1353536_1346317 crossref_primary_10_1016_j_jpdc_2013_12_003 crossref_primary_10_1145_1353535_1346317 crossref_primary_10_1145_1594835_1504189 crossref_primary_10_1016_j_parco_2009_12_010 crossref_primary_10_1007_s10766_011_0179_0 crossref_primary_10_1007_s10766_009_0107_8 crossref_primary_10_1145_1399972_1399981 crossref_primary_10_1007_s10766_014_0336_3 crossref_primary_10_1145_1543135_1542496 crossref_primary_10_1007_s00607_018_0614_9 crossref_primary_10_1145_1353534_1346317 crossref_primary_10_1016_j_cor_2006_05_013 crossref_primary_10_1016_j_jpdc_2015_09_007  | 
    
| Cites_doi | 10.1007/BFb0024761 10.1109/12.21127 10.1016/0166-5316(94)90036-1 10.1007/BFb0024763 10.1109/ICPP.1994.179 10.1016/0166-5316(96)00025-9 10.1109/IPPS.1999.760440 10.1145/151244.151246 10.1016/0166-5316(96)00030-2 10.1109/IPDPS.2001.924928 10.1016/0166-5316(91)90044-4 10.1007/BFb0022294 10.1016/S0743-7315(03)00013-3 10.1145/75372.75391 10.1007/BFb0022293 10.1145/183019.183023 10.1145/98460.98761  | 
    
| ContentType | Journal Article | 
    
| Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2005 | 
    
| Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2005 | 
    
| DBID | 97E RIA RIE AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D  | 
    
| DOI | 10.1109/TPDS.2005.85 | 
    
| DatabaseName | IEEE All-Society Periodicals Package (ASPP) 2005–Present IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE Xplore Digital Library CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts  Academic Computer and Information Systems Abstracts Professional  | 
    
| DatabaseTitle | CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Professional  | 
    
| DatabaseTitleList | Technology Research Database Computer and Information Systems Abstracts  | 
    
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher  | 
    
| DeliveryMethod | fulltext_linktorsrc | 
    
| Discipline | Engineering Computer Science  | 
    
| EISSN | 1558-2183 | 
    
| EndPage | 611 | 
    
| ExternalDocumentID | 2581300921 10_1109_TPDS_2005_85 1435338  | 
    
| Genre | orig-research | 
    
| GroupedDBID | --Z -~X .DC 0R~ 29I 4.4 5GY 5VS 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABFSI ABQJQ ABVLG ACGFO ACIWK AENEX AETIX AGQYO AGSQL AHBIQ AI. AIBXA AKJIK AKQYR ALLEH ALMA_UNASSIGNED_HOLDINGS ASUFR ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 E.L EBS EJD HZ~ H~9 ICLAB IEDLZ IFIPE IFJZH IPLJI JAVBF LAI M43 MS~ O9- OCL P2P PQQKQ RIA RIE RNI RNS RZB TN5 TWZ UHB VH1 AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D RIG  | 
    
| ID | FETCH-LOGICAL-c313t-52a454b90de4fe3346a788038e5c861b2f5e865fa478e9b8ce9039a3d802266c3 | 
    
| IEDL.DBID | RIE | 
    
| ISSN | 1045-9219 | 
    
| IngestDate | Thu Oct 02 07:12:17 EDT 2025 Mon Jun 30 05:46:05 EDT 2025 Wed Oct 01 06:39:38 EDT 2025 Thu Apr 24 23:00:08 EDT 2025 Wed Aug 27 02:52:19 EDT 2025  | 
    
| IsPeerReviewed | true | 
    
| IsScholarly | true | 
    
| Issue | 7 | 
    
| Language | English | 
    
| License | https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html | 
    
| LinkModel | DirectLink | 
    
| MergedId | FETCHMERGED-LOGICAL-c313t-52a454b90de4fe3346a788038e5c861b2f5e865fa478e9b8ce9039a3d802266c3 | 
    
| Notes | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 ObjectType-Article-2 ObjectType-Feature-1 content type line 23  | 
    
| PQID | 920317124 | 
    
| PQPubID | 85437 | 
    
| PageCount | 13 | 
    
| ParticipantIDs | proquest_journals_920317124 crossref_citationtrail_10_1109_TPDS_2005_85 proquest_miscellaneous_28077408 ieee_primary_1435338 crossref_primary_10_1109_TPDS_2005_85  | 
    
| ProviderPackageCode | CITATION AAYXX  | 
    
| PublicationCentury | 2000 | 
    
| PublicationDate | 2005-July 2005-07-00 20050701  | 
    
| PublicationDateYYYYMMDD | 2005-07-01 | 
    
| PublicationDate_xml | – month: 07 year: 2005 text: 2005-July  | 
    
| PublicationDecade | 2000 | 
    
| PublicationPlace | New York | 
    
| PublicationPlace_xml | – name: New York | 
    
| PublicationTitle | IEEE transactions on parallel and distributed systems | 
    
| PublicationTitleAbbrev | TPDS | 
    
| PublicationYear | 2005 | 
    
| Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE)  | 
    
| Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)  | 
    
| References | ref12 ref15 ref14 ref10 (ref25) 2004 ref1 ref17 ref16 ref19 ref18 Martorell (ref13) 1995 Serra (ref20) (ref22) 2004 ref24 ref23 Martorell (ref11) 1999 ref8 ref7 (ref21) 1995 ref9 ref4 ref3 Jin (ref6) 1999 ref5 Corbalan (ref2) 2004  | 
    
| References_xml | – volume-title: Technical Report UPC-DAC-2002-54 year: 2004 ident: ref2 article-title: Dynamic Performance Analysis: SelfAnalyzer – ident: ref14 doi: 10.1007/BFb0024761 – volume-title: The Standard Workload Format year: 2004 ident: ref22 – year: 1999 ident: ref6 article-title: The OpenMP Implementation of NAS Parallel Benchmarks and Its Performance – start-page: 225 volume-title: Proc. USENIX Ann. Technical Conf. ident: ref20 article-title: DITools: Application-Level Support for Dynamic Extension and Flexible Composition – ident: ref4 doi: 10.1109/12.21127 – ident: ref18 doi: 10.1016/0166-5316(94)90036-1 – ident: ref8 doi: 10.1007/BFb0024763 – ident: ref7 doi: 10.1109/ICPP.1994.179 – ident: ref17 doi: 10.1016/0166-5316(96)00025-9 – volume-title: Technical Univ. of Catalonia (UPC) year: 1999 ident: ref11 article-title: Dynamic Scheduling of Parallel Applications on Shared-Memory Multiprocessors – ident: ref23 doi: 10.1109/IPPS.1999.760440 – ident: ref12 doi: 10.1145/151244.151246 – volume-title: Workload logs year: 2004 ident: ref25 – ident: ref1 doi: 10.1016/0166-5316(96)00030-2 – ident: ref5 doi: 10.1109/IPDPS.2001.924928 – ident: ref10 doi: 10.1016/0166-5316(91)90044-4 – ident: ref15 doi: 10.1007/BFb0022294 – ident: ref24 doi: 10.1016/S0743-7315(03)00013-3 – ident: ref19 doi: 10.1145/75372.75391 – ident: ref16 doi: 10.1007/BFb0022293 – volume-title: Standard Performance Evaluation Corp., SPEC CPU95 Benchmarks year: 1995 ident: ref21 – ident: ref3 doi: 10.1145/183019.183023 – ident: ref9 doi: 10.1145/98460.98761 – year: 1995 ident: ref13 article-title: Nano-Threads Library Design, Implementation and Evaluation  | 
    
| SSID | ssj0014504 | 
    
| Score | 1.9214555 | 
    
| Snippet | In current multiprogrammed multiprocessor systems, to take into account the performance of parallel applications is critical to decide an efficient processor... PDPA is able to adjust the processor allocation and the multiprogramming level without human intervention, which is a desirable property for self-configurable...  | 
    
| SourceID | proquest crossref ieee  | 
    
| SourceType | Aggregation Database Enrichment Source Index Database Publisher  | 
    
| StartPage | 599 | 
    
| SubjectTerms | Algorithm design and analysis Coordinate measuring machines Delay Humans Multiprocessing systems multiprocessor scheduling OpenMP Operating system algorithms Performance analysis Processor scheduling Proposals runtime analysis Runtime library Scheduling algorithm Studies  | 
    
| Title | Performance-driven processor allocation | 
    
| URI | https://ieeexplore.ieee.org/document/1435338 https://www.proquest.com/docview/920317124 https://www.proquest.com/docview/28077408  | 
    
| Volume | 16 | 
    
| hasFullText | 1 | 
    
| inHoldings | 1 | 
    
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVIEE databaseName: IEEE Electronic Library (IEL) customDbUrl: eissn: 1558-2183 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0014504 issn: 1045-9219 databaseCode: RIE dateStart: 19900101 isFulltext: true titleUrlDefault: https://ieeexplore.ieee.org/ providerName: IEEE  | 
    
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LSwMxEB5qT3qw2irW-tiD4kG33W4emxxFLUVQCrbQ27LJzl6UtvRx8debZLfb4gO8LewQQpKZyZd5fABXtloRZap9rpQBKBmNfKmF8nUaKhQB10y5bItX3h_R5zEbV-CurIVBRJd8hm376WL56VSv7FNZx_p2A6l2YCcSPK_VKiMGlDmqQIMumC-NGpZJ7rIzHDy-5a8nljF5y_04PpUfRth5ll4NXtZzyhNK3turpWrrz2_tGv876QPYL66Y3n1-Jg6hgpM61Nb0DV6hzXXY2-pF2ICbwaaEwE_n1gh6s7yKYDr3bHg-f9w7glHvafjQ9wsWBV-TLlkapJlQRpUMUqQZEkJ5YmBvQAQyLXhXhRlDwVmW0EigVEKjDIhMSGqLcDnX5Biqk-kET8DrZqFIpA5RUGlgdSqokJkgVHczZCRkTbhdL26sixbjluniI3ZQI5Cx3QrLfMliYaSvS-lZ3lrjD7mGXdWNTL6gTWit9y0u9G4Ry9AYqcjcWZpwWf41CmOjIMkEp6tFbNv_RDQQp78P24Jd153VZeSeQXU5X-G5uXcs1YU7cF9b7dQc | 
    
| linkProvider | IEEE | 
    
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07T8MwED4VGICBQgFRXs0AYoCUNLYTe0RAVaCtkCgSWxQ7lwXUoJIs_HpsJw2Ih8QWKSfLsn13_nyPD-DIVCuiSJQbSKkBSkpDVyguXZX4ErkXKCZttsU4GDzS2yf21ICzuhYGEW3yGXbNp43lJ5kqzFPZufHtGlItwBKjlLKyWquOGVBmyQI1vmCu0IpYp7mL88n91UP5fmI4k784IMuo8sMMW9_Sb8JoPqsypeS5W-Syq96_NWz877TXYa26ZDoX5anYgAZOW9CcEzg4lT63YPVLN8JNOLn_LCJwk5kxg85rWUeQzRwToC-f97bgsX89uRy4FY-Cq0iP5BprxpRRKbwEaYqE0CDWwNcjHJniQU_6KUMesDSmIUchuULhERGTxJThBoEi27A4zaa4A04v9XkslI-cCg2sE065SDmhqpciIz5rw-l8cSNVNRk3XBcvkQUbnojMVhjuSxZxLX1cS7-WzTX-kNs0q_opUy5oG_bm-xZVmvcWCV-bqVDfWtrQqf9qlTFxkHiKWfEWmQZAIfX47u_DdmB5MBkNo-HN-G4PVmyvVpufuw-L-azAA30LyeWhPXwfoebXaQ | 
    
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Performance-driven+processor+allocation&rft.jtitle=IEEE+transactions+on+parallel+and+distributed+systems&rft.au=Corbalan%2C+J.&rft.au=Martorell%2C+X.&rft.au=Labarta%2C+J.&rft.date=2005-07-01&rft.pub=IEEE&rft.issn=1045-9219&rft.volume=16&rft.issue=7&rft.spage=599&rft.epage=611&rft_id=info:doi/10.1109%2FTPDS.2005.85&rft.externalDocID=1435338 | 
    
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1045-9219&client=summon | 
    
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1045-9219&client=summon | 
    
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1045-9219&client=summon |