Generalized Algorithm of Reverse Mapping Based SVPWM Strategy for Diode-Clamped Multilevel Inverters

This paper presents a reverse mapping based space vector pulse-width modulation strategy for five- and seven-level diode-clamped multilevel inverters. In this method, the space vector is expressed as a sum of a contender vector and an error vector. Here, the actual sector, which contains the tip of...

Full description

Saved in:
Bibliographic Details
Published inIEEE transactions on industry applications Vol. 54; no. 3; pp. 2425 - 2437
Main Authors Susheela, Nunsavath, Kumar, Peddapalli Satish, Sharma, Sushil Kumar
Format Journal Article
LanguageEnglish
Published IEEE 01.05.2018
Subjects
Online AccessGet full text
ISSN0093-9994
1939-9367
DOI10.1109/TIA.2018.2790906

Cover

Abstract This paper presents a reverse mapping based space vector pulse-width modulation strategy for five- and seven-level diode-clamped multilevel inverters. In this method, the space vector is expressed as a sum of a contender vector and an error vector. Here, the actual sector, which contains the tip of the reference space vector, needs not to be found. The vector nearest to the reference space vector is the contender vector. By calculating the vector difference of the contender vector from the reference vector, the error vector is determined. Using translation method, the error vector is translated to the origin of space vector diagram. There will be (n-1) steps in space vector diagram for an n-level inverter. As the error vector amplitude will be less than one step of the space vector diagram, the two-level space vector method can be applied. To obtain a vector that is very close to the reference vector, the determined switching states can be added to the contender vector. This technique can be extended to any n-level multilevel inverter. The performance of five-level and seven-level diode-clamped multilevel inverters is presented using MATLAB/Simulink. The performance of inverters is evaluated by using induction motor load. The experimental results using field programmable gate array are presented for seven-level diode-clamped multilevel inverter.
AbstractList This paper presents a reverse mapping based space vector pulse-width modulation strategy for five- and seven-level diode-clamped multilevel inverters. In this method, the space vector is expressed as a sum of a contender vector and an error vector. Here, the actual sector, which contains the tip of the reference space vector, needs not to be found. The vector nearest to the reference space vector is the contender vector. By calculating the vector difference of the contender vector from the reference vector, the error vector is determined. Using translation method, the error vector is translated to the origin of space vector diagram. There will be (n-1) steps in space vector diagram for an n-level inverter. As the error vector amplitude will be less than one step of the space vector diagram, the two-level space vector method can be applied. To obtain a vector that is very close to the reference vector, the determined switching states can be added to the contender vector. This technique can be extended to any n-level multilevel inverter. The performance of five-level and seven-level diode-clamped multilevel inverters is presented using MATLAB/Simulink. The performance of inverters is evaluated by using induction motor load. The experimental results using field programmable gate array are presented for seven-level diode-clamped multilevel inverter.
Author Kumar, Peddapalli Satish
Sharma, Sushil Kumar
Susheela, Nunsavath
Author_xml – sequence: 1
  givenname: Nunsavath
  orcidid: 0000-0002-0142-0870
  surname: Susheela
  fullname: Susheela, Nunsavath
  email: nsusheela2007@yahoo.com
  organization: Department of Electrical Engineering, University College of Engineering, Osmania University, Hyderabad, India
– sequence: 2
  givenname: Peddapalli Satish
  surname: Kumar
  fullname: Kumar, Peddapalli Satish
  email: satish_8020@yahoo.co.in
  organization: Department of Electrical Engineering, University College of Engineering, Osmania University, Hyderabad, India
– sequence: 3
  givenname: Sushil Kumar
  surname: Sharma
  fullname: Sharma, Sushil Kumar
  email: sharmaskhyd@gmail.com
  organization: Defense Research and Development Organization, Ministry of Defense, Government of India, Hyderabad, India
BookMark eNp9kMFOAjEURRuDiYDuTdz0Bwbb6dDSJaIiiUQjRJeTTvuKNWVm0qkm-PWWQFy4cPU299zcdwaoVzc1IHRJyYhSIq_Xi-koJ3QyyoUkkvAT1KeSyUwyLnqoT4hkmZSyOEODrvsghBZjWvSRmUMNQXn3DQZP_aYJLr5vcWPxC3xB6AAvVdu6eoNvVJciq9fntyVexaAibHbYNgHfusZANvNq26bA8tNH5xPr8aJODTGVnKNTq3wHF8c7ROv7u_XsIXt8mi9m08dM55zFrBJE5ELrqjIiV7qyVFlmjNCMak4LqwhYOTaGCE4nGijXnAlW2EKnv_MxGyJ-qNWh6boAttQuquiaOs11vqSk3Ksqk6pyr6o8qkog-QO2wW1V2P2HXB0QBwC_8UleyAmT7AdW4neX
CODEN ITIACR
CitedBy_id crossref_primary_10_3390_app11104428
crossref_primary_10_1049_pel2_12032
crossref_primary_10_1109_TIA_2019_2927189
crossref_primary_10_1051_e3sconf_202018601005
crossref_primary_10_1007_s43236_024_00769_6
crossref_primary_10_3233_JIFS_224393
crossref_primary_10_1007_s11277_023_10372_w
crossref_primary_10_1002_cta_3943
crossref_primary_10_1109_TPEL_2020_2977977
crossref_primary_10_1016_j_comcom_2020_04_052
crossref_primary_10_1007_s43236_020_00120_9
crossref_primary_10_1080_00207217_2020_1756455
crossref_primary_10_59277_RRST_EE_2023_68_2_4
crossref_primary_10_1109_ACCESS_2021_3077450
crossref_primary_10_1049_iet_gtd_2019_0248
crossref_primary_10_1109_TPEL_2020_3040216
crossref_primary_10_1109_TPEL_2023_3271599
crossref_primary_10_1109_TIE_2019_2960738
crossref_primary_10_1109_ACCESS_2020_2977754
crossref_primary_10_1109_TIA_2020_2988012
crossref_primary_10_1088_1757_899X_1295_1_012002
crossref_primary_10_1049_iet_pel_2020_0529
crossref_primary_10_1109_OJIES_2022_3214150
crossref_primary_10_1109_TPEL_2023_3262783
crossref_primary_10_1007_s13369_024_08972_0
Cites_doi 10.1109/UPCON.2016.7894689
10.1109/41.982262
10.1109/TIE.2008.2011337
10.1109/TPEL.2006.889937
10.1109/28.740843
10.1109/TIE.2006.888801
10.1109/TPEL.2003.818827
10.1109/TIE.2008.2008340
10.1109/TIE.2005.847584
10.1109/28.913731
10.1109/TIA.1981.4503992
10.1109/TIE.2002.801235
10.1109/TIE.2002.801052
10.1541/ieejias.116.820
10.1109/TIE.2008.918625
10.1002/9781119969242
10.1109/63.145137
10.1109/63.849041
10.1109/TPEL.2007.911865
10.1109/63.641493
10.1109/APEC.2000.826157
10.1109/63.931078
ContentType Journal Article
DBID 97E
RIA
RIE
AAYXX
CITATION
DOI 10.1109/TIA.2018.2790906
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005–Present
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE/IET Electronic Library
CrossRef
DatabaseTitle CrossRef
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1939-9367
EndPage 2437
ExternalDocumentID 10_1109_TIA_2018_2790906
8249839
Genre orig-research
GrantInformation_xml – fundername: Science and Engineering Research Board
  grantid: Fast Track Scheme for Young Scientists, India
  funderid: 10.13039/501100001843
GroupedDBID -~X
.DC
0R~
29I
3EH
4.4
5GY
5VS
6IK
85S
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACGFO
ACGFS
ACIWK
ACNCT
AENEX
AETIX
AGQYO
AGSQL
AHBIQ
AI.
AIBXA
AKJIK
AKQYR
ALLEH
ALMA_UNASSIGNED_HOLDINGS
ASUFR
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
EBS
EJD
F5P
HZ~
H~9
IAAWW
IBMZZ
ICLAB
IFIPE
IFJZH
IPLJI
JAVBF
LAI
M43
MS~
O9-
OCL
P2P
RIA
RIE
RNS
TAE
TN5
VH1
VJK
AAYXX
CITATION
ID FETCH-LOGICAL-c263t-b70727ccbbd72acbf1af3dd7c31c614fa0ef95dd07618ce16c63734f4c018253
IEDL.DBID RIE
ISSN 0093-9994
IngestDate Thu Apr 24 23:02:32 EDT 2025
Wed Oct 01 03:52:31 EDT 2025
Wed Aug 27 08:33:57 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 3
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c263t-b70727ccbbd72acbf1af3dd7c31c614fa0ef95dd07618ce16c63734f4c018253
ORCID 0000-0002-0142-0870
PageCount 13
ParticipantIDs ieee_primary_8249839
crossref_citationtrail_10_1109_TIA_2018_2790906
crossref_primary_10_1109_TIA_2018_2790906
ProviderPackageCode CITATION
AAYXX
PublicationCentury 2000
PublicationDate 2018-May-June
2018-5-00
PublicationDateYYYYMMDD 2018-05-01
PublicationDate_xml – month: 05
  year: 2018
  text: 2018-May-June
PublicationDecade 2010
PublicationTitle IEEE transactions on industry applications
PublicationTitleAbbrev TIA
PublicationYear 2018
Publisher IEEE
Publisher_xml – name: IEEE
References ref13
ref12
ref15
ref14
ref11
ref10
ref2
ref1
ref17
ref16
wu (ref9) 2016
ref18
baker (ref19) 1975
grahame holmes (ref7) 0
ref24
ref23
ref25
ref20
peng (ref22) 1997
ref21
seo (ref26) 2001; 16
ref8
ref4
ref3
ref6
ref5
References_xml – ident: ref25
  doi: 10.1109/UPCON.2016.7894689
– ident: ref16
  doi: 10.1109/41.982262
– ident: ref14
  doi: 10.1109/TIE.2008.2011337
– ident: ref6
  doi: 10.1109/TPEL.2006.889937
– ident: ref2
  doi: 10.1109/28.740843
– ident: ref21
  doi: 10.1109/TIE.2006.888801
– ident: ref3
  doi: 10.1109/TPEL.2003.818827
– ident: ref8
  doi: 10.1109/TIE.2008.2008340
– ident: ref18
  doi: 10.1109/TIE.2005.847584
– year: 2016
  ident: ref9
  publication-title: High-Power Converters and AC Drives
– ident: ref4
  doi: 10.1109/28.913731
– ident: ref20
  doi: 10.1109/TIA.1981.4503992
– year: 1997
  ident: ref22
  article-title: Multilevel cascade voltage-source inverter with separate DC source
– ident: ref11
  doi: 10.1109/TIE.2002.801235
– ident: ref1
  doi: 10.1109/TIE.2002.801052
– ident: ref24
  doi: 10.1541/ieejias.116.820
– year: 1975
  ident: ref19
  article-title: Electric power converter
– ident: ref13
  doi: 10.1109/TIE.2008.918625
– ident: ref12
  doi: 10.1002/9781119969242
– ident: ref15
  doi: 10.1109/63.145137
– year: 0
  ident: ref7
  publication-title: Pulse Width Modulation for Power Converters Principles and Practice
– ident: ref10
  doi: 10.1109/63.849041
– ident: ref17
  doi: 10.1109/TPEL.2007.911865
– ident: ref23
  doi: 10.1109/63.641493
– ident: ref5
  doi: 10.1109/APEC.2000.826157
– volume: 16
  start-page: 545
  year: 2001
  ident: ref26
  article-title: A new simplified space-vector PWM method for three-level inverters
  publication-title: IEEE Trans Power Electron
  doi: 10.1109/63.931078
SSID ssj0014514
Score 2.4559357
Snippet This paper presents a reverse mapping based space vector pulse-width modulation strategy for five- and seven-level diode-clamped multilevel inverters. In this...
SourceID crossref
ieee
SourceType Enrichment Source
Index Database
Publisher
StartPage 2425
SubjectTerms Capacitors
Contender vector
diode-clamped multilevel inverter (MLI)
Electrical engineering
Electronic mail
error vector
induction motor
Inverters
Semiconductor diodes
Space vector pulse width modulation
space vector pulse-width modulation (SVPWM)
Switches
Title Generalized Algorithm of Reverse Mapping Based SVPWM Strategy for Diode-Clamped Multilevel Inverters
URI https://ieeexplore.ieee.org/document/8249839
Volume 54
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVIEE
  databaseName: IEEE Electronic Library (IEL)
  customDbUrl:
  eissn: 1939-9367
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0014514
  issn: 0093-9994
  databaseCode: RIE
  dateStart: 19720101
  isFulltext: true
  titleUrlDefault: https://ieeexplore.ieee.org/
  providerName: IEEE
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LS8NAEF7anvTgq4r1xR68CCZNsptk91irpQoR0aq9hX2lFmtTanqwv97dJA1FRLxlwywsOwMzs_PNNwCcOwFBMmTY4hJLC9OEWowiqpfaOTuEBSQHY0b3Qf8Z3w39YQ1cVr0wSqkcfKZs85nX8mUqFuaprE10rqAdeh3UQxIUvVpVxQCXPN46Q7d00INXJUmHtge3HYPhIrYXUoea2UZrLmhtpkruUnrbIFodpkCSvNuLjNti-YOn8b-n3QFbZWwJO4Ux7IKamu6BzTXGwSaQJc30eKkk7ExG6XycvX3ANIGPygA0FIyYYWwYwSvt3iR8enl4jWBJYfsFdYQLr8epVFZXW9JMC-QNvBODPIKGssMARD_3waB3M-j2rXLQgiW8AGUWDx0dxgjBuQw9JnjisgRJGQrkCu2-E-aohPpSmjcPIpQbiACFCCdY6Fv1fHQAGtN0qg4BDJUZeoON_hVWSDAmfe5LQlxXSB0LtEB7dfWxKEnIzSyMSZwnIw6NtbJio6y4VFYLXFQ7ZgUBxx-yTaOGSq7UwNHvv4_BhtlcoBdPQCObL9SpjjAyfpab1jdkPc1Y
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LT8JAEJ4gHtSDLzTicw9eTCy07PaxR0QJKCVG8XFrtrtbJCIlWA7y691tCyHGGG9tM9tsdiaZmZ1vvgE4Nx0PC5cRIxREGIRG1GAUU_WqnLPpMcdLwZh-12k9kdtX-7UAl4teGCllCj6TFf2Y1vJFzKf6qqzqqVxBOfQVWLUJIXbWrbWoGZCcyVvl6IYKe8i8KGnSaq9d1ygur1JzqUn1dKMlJ7Q0VSV1Ks0t8OfbybAk75VpElb47AdT43_3uw2beXSJ6pk57EBBjnZhY4lzsAQiJ5oezKRA9WE_ngyStw8UR-hBaoiGRD7TnA19dKUcnECPz_cvPspJbL-QinHR9SAW0mgoWxorgbSFd6ixR0iTdmiI6Oce9Jo3vUbLyEctGLzm4MQIXVMFMpyHoXBrjIeRxSIshMuxxZUDj5gpI2oLoW89PC4thzvYxSQiXJ1qzcb7UBzFI3kAyJV67A3RFiCJxJwxYYe28DzL4kJFA2Wozo8-4DkNuZ6GMQzSdMSkgVJWoJUV5Moqw8VixTij4PhDtqTVsJDLNXD4--czWGv1_E7QaXfvjmBd_yjDMh5DMZlM5YmKN5LwNDWzb08m0KU
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Generalized+Algorithm+of+Reverse+Mapping+Based+SVPWM+Strategy+for+Diode-Clamped+Multilevel+Inverters&rft.jtitle=IEEE+transactions+on+industry+applications&rft.au=Susheela%2C+Nunsavath&rft.au=Kumar%2C+Peddapalli+Satish&rft.au=Sharma%2C+Sushil+Kumar&rft.date=2018-05-01&rft.pub=IEEE&rft.issn=0093-9994&rft.volume=54&rft.issue=3&rft.spage=2425&rft.epage=2437&rft_id=info:doi/10.1109%2FTIA.2018.2790906&rft.externalDocID=8249839
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0093-9994&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0093-9994&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0093-9994&client=summon