CMOS based Power Efficient Digital Comparator with Parallel Prefix Tree Structure

A 128-Bit Digital Comparator is designed with Digital Complementary Metal Oxide Semiconductor (CMOS) logic, with the use of Parallel Prefix Tree Structure [1] technique. The comparison is performed on Most Significant Bit (MSB) to the Least Significant Bit (LSB). The comparison for the lower order b...

Full description

Saved in:
Bibliographic Details
Published inInternational journal of engineering & technology (Dubai) Vol. 7; no. 2.7; p. 647
Main Authors Lakshmi Prasanna, J, Sahiti, V, Raghuveera, E, Ravi Kumar, M
Format Journal Article
LanguageEnglish
Published 2018
Online AccessGet full text
ISSN2227-524X
2227-524X
DOI10.14419/ijet.v7i2.7.10915

Cover

More Information
Summary:A 128-Bit Digital Comparator is designed with Digital Complementary Metal Oxide Semiconductor (CMOS) logic, with the use of Parallel Prefix Tree Structure [1] technique. The comparison is performed on Most Significant Bit (MSB) to the Least Significant Bit (LSB). The comparison for the lower order bits carried out only when the MSBs are equal. This technique results in Optimized Power consumption and improved speed of operation. To make the circuit regular, the design is made using only CMOS logic gates. Transmission gates were used in the existing design and are replaced with the simple AND gates. This 128-Bit comparator is designed using Cadence TSMC 0.18µm technology and optimized the Power dissipation to 0.28mW and with a Delay of 0.87μs. 
ISSN:2227-524X
2227-524X
DOI:10.14419/ijet.v7i2.7.10915