Parameterized Hardware Verification Through A Term-level Generalized Symbolic Trajectory Evaluation And Its Linkage With Concrete Hardware Verification At Netlist Level
This article proposes a term-level generalized symbolic trajectory evaluation (GSTE) to tackle parameterized hardware verification. We develop a theorem-proving technique for parameterized GSTE verification. In our technique, a constraint is associated with a node in GSTE graphs to specify reachable...
Saved in:
| Published in | Formal aspects of computing Vol. 37; no. 3; pp. 1 - 30 |
|---|---|
| Main Authors | , , , |
| Format | Journal Article |
| Language | English |
| Published |
New York, NY
ACM
30.09.2025
|
| Subjects | |
| Online Access | Get full text |
| ISSN | 0934-5043 1433-299X |
| DOI | 10.1145/3716828 |
Cover
| Abstract | This article proposes a term-level generalized symbolic trajectory evaluation (GSTE) to tackle parameterized hardware verification. We develop a theorem-proving technique for parameterized GSTE verification. In our technique, a constraint is associated with a node in GSTE graphs to specify reachable states. Generalized inductive relations between nodes of GSTE graphs are formulated; instantaneous implications are formalized on the edges of GSTE graphs. Based on this formalization, parameterized GSTE are verified. We moreover formalize our techniques in Isabelle. Furthermore, once a parametrized design is verified at the term level, we can convert the generally parameterized invariants into concrete ones, which can be used to verify a synthesized netlist of an instance of the parameterized design at the Boolean level. We demonstrate the effectiveness of our techniques in case studies. Interestingly, subtleties between different implementations of FIFOs are discovered by our parameterized verification, although these circuits have been extensively studied previously. |
|---|---|
| AbstractList | This article proposes a term-level generalized symbolic trajectory evaluation (GSTE) to tackle parameterized hardware verification. We develop a theorem-proving technique for parameterized GSTE verification. In our technique, a constraint is associated with a node in GSTE graphs to specify reachable states. Generalized inductive relations between nodes of GSTE graphs are formulated; instantaneous implications are formalized on the edges of GSTE graphs. Based on this formalization, parameterized GSTE are verified. We moreover formalize our techniques in Isabelle. Furthermore, once a parametrized design is verified at the term level, we can convert the generally parameterized invariants into concrete ones, which can be used to verify a synthesized netlist of an instance of the parameterized design at the Boolean level. We demonstrate the effectiveness of our techniques in case studies. Interestingly, subtleties between different implementations of FIFOs are discovered by our parameterized verification, although these circuits have been extensively studied previously. |
| ArticleNumber | 19 |
| Author | Cai, Zhenghai Zhao, Yongxin Li, Yongjian Wang, Bow-Yaw |
| Author_xml | – sequence: 1 givenname: Yongjian orcidid: 0000-0002-2817-063X surname: Li fullname: Li, Yongjian email: lyj238@ios.ac.cn organization: , , , – sequence: 2 givenname: Zhenghai orcidid: 0009-0001-3602-1941 surname: Cai fullname: Cai, Zhenghai email: 1040655121@qq.com organization: , , , – sequence: 3 givenname: Bow-Yaw orcidid: 0000-0002-5757-545X surname: Wang fullname: Wang, Bow-Yaw email: bywang@iis.sinica.edu.tw organization: , , – sequence: 4 givenname: Yongxin orcidid: 0000-0002-9561-7403 surname: Zhao fullname: Zhao, Yongxin email: yxzhao@sei.ecnu.edu.cn organization: , , , |
| BookMark | eNp1kE9PwkAQxTcGEwGNd09781Td7W7b7bEhCCSNmtiot2bYTmGxf8x2weAn8mMKgt48TWbee_NL3oD0mrZBQi45u-FcBrci4qHy1QnpcymE58fxa4_0WSykFzApzsig61aM8SDmvE--HsFCjQ6t-cSCTsEWH2CRPu8OpdHgTNvQbGnb9WJJE5qhrb0KN1jRCTZoofqJPW3reVsZTTMLK9SutVs63kC1PuSTpqAz19HUNG-wQPpi3JKO2kbbHfgfZuLoPbrKdI6me945OS2h6vDiOIckuxtno6mXPkxmoyT1IODK4yVjKoikjCPG1X4BhLkUhdJFKIIQpS9D7ocF-orHoSp0GbF5gD7GIUclxJBcH95q23adxTJ_t6YGu805y_f95sd-d86rgxN0_Wf6Fb8BAxl5Vw |
| Cites_doi | 10.1145/3632877 10.1109/ICCD.1995.528929 10.1109/ICCD.2001.955052 10.1007/978-3-030-76384-8_9 10.1145/3232164 10.1145/309847.309968 10.1109/FAMCAD.2007.11 10.1093/comjnl/bxs161 10.1109/ICCD50377.2020.00073 10.1109/TCAD.2005.850814 10.1109/FAMCAD.2007.27 10.1145/266021.266056 10.1007/BF01383966 10.1007/978-3-319-21668-3_8 10.1007/978-3-031-35355-0_2 10.1145/1391469.1391508 10.1145/3385412.3386018 10.1145/3437992.3439916 10.1007/978-3-540-30494-4_27 10.1109/FMCAD.2013.6679397 10.1109/FMCAD.2013.6679392 10.5555/1791547 10.1109/MEMCOD.2011.5970515 10.1007/3-540-63475-4_1 10.3233/SAT190101 10.1109/FMCAD.2013.6679405 10.1145/1391469.1391508 10.1007/3-540-44585-4_19 10.23919/DATE.2019.8715289 10.1007/11817963_19 10.1109/54.936245 10.1145/774572.774651 10.1007/978-3-642-39799-8_14 10.1007/3-540-44798-9_17 10.1109/TVLSI.2003.812320 10.1145/2228360.2228584 10.1145/3632877 10.1109/FMCAD.2009.5351133 10.1145/309847.309968 10.1007/978-3-540-78800-3_24 10.1145/266021.266056 10.1145/3232164 10.1109/MEMCOD.2007.371252 10.1145/3385412.3386018 10.1145/3437992.3439916 10.5555/1502144 |
| ContentType | Journal Article |
| Copyright | Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from |
| Copyright_xml | – notice: Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from |
| DBID | AAYXX CITATION |
| DOI | 10.1145/3716828 |
| DatabaseName | CrossRef |
| DatabaseTitle | CrossRef |
| DatabaseTitleList | CrossRef |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Computer Science |
| DocumentTitleAlternate | Parameterized Hardware Verification through a Term-level Generalized Symbolic Trajectory Evaluation and Its Linkage with Concrete Hardware Verification at Netlist Level |
| EISSN | 1433-299X |
| EndPage | 30 |
| ExternalDocumentID | 10_1145_3716828 3716828 |
| GrantInformation_xml | – fundername: Strategic Priority Research Program of the Chinese Academy of Sciences grantid: XDA0320000 and XDA0320300 |
| GroupedDBID | .86 .DC .VR 06D 0VY 1N0 203 29H 2J2 2JY 2KG 2LR 2~H 30V 4.4 408 409 40D 40E 5GY 67Z 6NX 8TC 95- 95. 95~ 96X AABHQ AAHNG AAIAL AAJKR AAKMM AALFJ AARTL AATVU AAWCG AAYIU AAYQN ABBBX ABBXA ABDZT ABECU ABFTD ABFTV ABHLI ABHQN ABJNI ABJOX ABKCH ABKTR ABLJU ABMNI ABMQK ABNWP ABQBU ABSXP ABTHY ABTMW ABXPI ACGFS ACHXU ACIHN ACKNC ACM ACMLO ACOKC ACOMO ACREN ACSNA ADBSK ADHHG ADHIR ADIMF ADKNI ADKPE ADRFC ADURQ ADYFF ADYOE ADZKW AEAQA AEGAL AEGNC AEJHL AEJOY AEJRE AENEX AEOHA AEPYU AETLH AEXYK AFBBN AFLOW AFQWF AFWTZ AFWXC AFYQB AFZKB AGAYW AGDGC AGJBK AGQMX AGWIL AGWZB AGYKE AHAVH AHBYD AHKAY AHSBF AHYZX AIIXL AILAN AITGF AJRNO AJZVZ AKRVB ALMA_UNASSIGNED_HOLDINGS ALWAN AMKLP AMTXH AMYQR AOCGG ARMRJ ASPBG AVWKF AXYYD AYJHY AZFZN B-. BA0 CS3 CSCUP DL5 DNIVK DU5 EBLON EIOEI ESBYG FEDTE FERAY FFXSO FNLPD FRRFC FWDCC GGRSB GJIRD GNWQR GQ7 GQ8 GUFHI GXS HF~ HG5 HG6 HMJXF HQYDN HRMNR HVGLF HZ~ I09 IHE IJ- ITM IXC IZIGR IZQ I~X I~Z J-C J0Z JBSCW JCJTX KDC KOV LAS LHSKQ M4Y MA- N9A NB0 NQJWS O93 O9G O9I O9J OAM OK1 P19 P9O PF0 PT5 QOK QOS R89 R9I RHV RNS ROL RPX RSV S16 S1Z S27 S3B SAP SCO SDH SDM SHX SISQX SNPRN SOHCF SOJ SPISZ SRMVM SSLCW STPWE SZN T13 TSG TSK TSV TUC U2A UG4 UOJIU UTJUX VC2 W48 WK8 YLTOR Z45 ZMTXR ~EX AAYXX CITATION |
| ID | FETCH-LOGICAL-a518-1f008574497018f008aeab43d8cd6356e4246126de281968dcf70b5e2e961e833 |
| ISSN | 0934-5043 |
| IngestDate | Wed Oct 01 06:02:46 EDT 2025 Mon Sep 29 16:30:27 EDT 2025 |
| IsDoiOpenAccess | true |
| IsOpenAccess | true |
| IsPeerReviewed | true |
| IsScholarly | true |
| Issue | 3 |
| Keywords | (generalized) symbolic trajectory evaluation Parameterized verification model checking theorem proving |
| Language | English |
| LinkModel | OpenURL |
| MergedId | FETCHMERGED-LOGICAL-a518-1f008574497018f008aeab43d8cd6356e4246126de281968dcf70b5e2e961e833 |
| ORCID | 0000-0002-2817-063X 0009-0001-3602-1941 0000-0002-9561-7403 0000-0002-5757-545X |
| OpenAccessLink | https://dl.acm.org/doi/10.1145/3716828 |
| PageCount | 30 |
| ParticipantIDs | crossref_primary_10_1145_3716828 acm_primary_3716828 |
| ProviderPackageCode | CITATION AAYXX |
| PublicationCentury | 2000 |
| PublicationDate | 2025-09-30 |
| PublicationDateYYYYMMDD | 2025-09-30 |
| PublicationDate_xml | – month: 09 year: 2025 text: 2025-09-30 day: 30 |
| PublicationDecade | 2020 |
| PublicationPlace | New York, NY |
| PublicationPlace_xml | – name: New York, NY |
| PublicationTitle | Formal aspects of computing |
| PublicationTitleAbbrev | ACM FAC |
| PublicationYear | 2025 |
| Publisher | ACM |
| Publisher_xml | – name: ACM |
| References | (Bib0031) 1999 (Bib0021) 2006 (Bib0054) 2001; 1 (Bib0001) 2000 (Bib0044) 2007 (Bib0009) 2013 (Bib0017) 2009; 5 (Bib0039) 2020 (Bib0014) 2007 (Bib0068) 2002 Bib0061 (Bib0023) 2023 (Bib0022) 2006; 2 (Bib0043) 2021 Bib0066 (Bib0012) 2015 (Bib0050) 2002; 2283 (Bib0045) 2001 (Bib0065) 2002 (Bib0002) 1999 (Bib0005) 2001 (Bib0008) 2012 (Bib0010) 1996 (Bib0028) 2013 (Bib0064) 2016 (Bib0024) 2019 (Bib0019) 2013 (Bib0062) 2008 (Bib0027) 2021 (Bib0072) 2021 Bib0030 Bib0037 (Bib0041) 2019 Bib0038 (Bib0034) 2020 (Bib0047) 2018 (Bib0013) 2006 (Bib0003) 2007 (Bib0033) 2009 (Bib0042) 2014; 57 (Bib0069) 2003; 11 (Bib0053) 1997 (Bib0059) 2008 (Bib0049) 2004 (Bib0040) 2018; 19 (Bib0016) 2004; 4 (Bib0029) 1997 (Bib0032) 2001; 18 Bib0004 (Bib0036) 2006 (Bib0071) 2024; 8 (Bib0046) 2004 (Bib0025) 2021 (Bib0026) 2011 (Bib0055) 2006 (Bib0006) 2012 (Bib0060) 2008 (Bib0035) 2005 (Bib0063) 2001 (Bib0020) 2008 (Bib0057) 2005; 24 (Bib0018) 2012 (Bib0056) 1995; 6 (Bib0070) 2022 (Bib0048) 2014; 9 (Bib0052) 1995 (Bib0015) 2008 (Bib0067) 2001 (Bib0051) 2013 (Bib0058) 2011 Bib0011 (Bib0007) 1992; 2 e_1_3_2_26_2 Jones Robert B. (e_1_3_2_33_2) 2001; 18 e_1_3_2_49_2 Hassan Zyad (e_1_3_2_29_2) 2013 Deng Shujun (e_1_3_2_22_2) 2006 e_1_3_2_41_2 e_1_3_2_43_2 e_1_3_2_62_2 e_1_3_2_45_2 e_1_3_2_68_2 e_1_3_2_24_2 e_1_3_2_66_2 Yao Jianan (e_1_3_2_73_2) 2021 Yao Jianan (e_1_3_2_71_2) 2022 Smith Edward (e_1_3_2_60_2) 2008 e_1_3_2_16_2 e_1_3_2_7_2 e_1_3_2_39_2 Pnueli Amir (e_1_3_2_55_2) 2001; 1 Conchon Sylvain (e_1_3_2_20_2) 2013 e_1_3_2_54_2 e_1_3_2_31_2 e_1_3_2_5_2 e_1_3_2_12_2 e_1_3_2_58_2 e_1_3_2_3_2 Yang Jin (e_1_3_2_70_2) 2003; 11 e_1_3_2_35_2 Hazelhurst Scott (e_1_3_2_30_2) 1997 Roorda Jan-Willem (e_1_3_2_56_2) 2006 Conchon Sylvain (e_1_3_2_19_2) 2012 Claessen Koen (e_1_3_2_18_2) 2009; 5 Braibant Thomas (e_1_3_2_10_2) 2013 e_1_3_2_27_2 Hance Travis (e_1_3_2_28_2) 2021 O’Leary John (e_1_3_2_52_2) 2013 Leroy Xavier (e_1_3_2_37_2) 2006 e_1_3_2_40_2 e_1_3_2_65_2 Jones Robert Brent (e_1_3_2_32_2) 1999 McMillan Kenneth L. (e_1_3_2_46_2) 2001 e_1_3_2_21_2 e_1_3_2_63_2 Goel Aman (e_1_3_2_25_2) 2019 e_1_3_2_44_2 Dutertre Bruno (e_1_3_2_23_2) 2006; 2 Khasidashvili Zurab (e_1_3_2_34_2) 2009 Berkeley UoC (e_1_3_2_8_2) 1992; 2 Yang Jin (e_1_3_2_67_2) Melham Tom (e_1_3_2_47_2) 2004 Nikhil Rishiyur (e_1_3_2_50_2) 2004 Arons Tamarah (e_1_3_2_6_2) 2001 e_1_3_2_15_2 e_1_3_2_38_2 e_1_3_2_17_2 e_1_3_2_59_2 Bradley Aaron R. (e_1_3_2_9_2) 2012 Chen Xiaofang (e_1_3_2_14_2) 2006 e_1_3_2_53_2 e_1_3_2_51_2 Brayton Robert (e_1_3_2_11_2) 1996 e_1_3_2_57_2 Yang Jin (e_1_3_2_69_2) 2002 e_1_3_2_4_2 Li Yongjian (e_1_3_2_42_2) 2019 Talupur Murali (e_1_3_2_61_2) 2008 e_1_3_2_13_2 Krstic Sava (e_1_3_2_36_2) 2005 e_1_3_2_72_2 Aagaard Mark D. (e_1_3_2_2_2) 2000 Melham Tom (e_1_3_2_48_2) 2018 Tiwari Ashish (e_1_3_2_64_2) 2001 |
| References_xml | – volume: 8 issue: (POPL) year: 2024 ident: Bib0071 article-title: Mostly automated verification of liveness properties for distributed protocols with ranking functions publication-title: In Proceedings of the ACM Symposium on Programming Languages doi: 10.1145/3632877 – year: 2016 ident: Bib0064 article-title: Yosys Open Synthesis Suite – start-page: 179 year: 2001 end-page: 195 ident: Bib0045 article-title: Parameterized verification of the FLASH cache coherence protocol by compositional model checking publication-title: Advanced Research Working Conference on Correct Hardware Design and Verification Methods – start-page: 596 year: 1995 end-page: 601 ident: Bib0052 article-title: Extraction of finite state machines from transistor netlists by symbolic simulation publication-title: Proceedings of the 1995 International Conference on Computer Design (ICCD’95), VLSI in Computers and Processors(October 2-4, 1995, Austin, TX) doi: 10.1109/ICCD.1995.528929 – start-page: 115 year: 2021 end-page: 131 ident: Bib0027 article-title: Finding invariants of distributed systems: It’s a small (enough) world after all publication-title: Proceedings of the 18th USENIX Symposium on Networked Systems Design and Implementation (NSDI’21) – start-page: 175 year: 2006 end-page: 189 ident: Bib0055 article-title: SAT-based assistance in abstraction refinement for symbolic trajectory evaluation publication-title: Proceedings of the 18th International Conference on Computer Aided Verification: , (CAV 2006) (Seattle, WA, USA, August 17–20). – start-page: 405 year: 2021 end-page: 421 ident: Bib0072 article-title: DistAI: Data-drivegn automated invariant learning for distributed protocols publication-title: Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation (OSDI’21) – start-page: 360 year: 2001 end-page: 365 ident: Bib0067 article-title: Introduction to generalized symbolic trajectory evaluation publication-title: Proceedings of the 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD 2001 doi: 10.1109/ICCD.2001.955052 – start-page: 89 year: 2011 end-page: 97 ident: Bib0058 article-title: A flexible formal verification framework for industrial scale validation publication-title: Proceedings of the 9th ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE’11) – start-page: 131 year: 2021 end-page: 150 ident: Bib0025 article-title: On symmetry and quantification: A new approach to verify distributed protocols publication-title: Proceedings of the 13th International Symposium of NASA Formal Methods: , (NFM 2021), (Virtual Event, May 24–28, 2021), doi: 10.1007/978-3-030-76384-8_9 – year: 2005 ident: Bib0035 article-title: Parameterized system verification with guard strengthening and parameter abstraction publication-title: Automated Verification of Infinite State Systems – start-page: 221 year: 2001 end-page: 234 ident: Bib0005 article-title: Parameterized verification with automatically computed inductive assertions? publication-title: Proceedings of the International Conference on Computer Aided Verification – volume: 19 issue: 4 year: 2018 ident: Bib0040 article-title: An automatic proving approach to parameterized verification publication-title: ACM Trans. Comput. Logic doi: 10.1145/3232164 – volume: 1 start-page: 82 year: 2001 end-page: 97 ident: Bib0054 article-title: Automatic deductive verification with invisible invariants publication-title: Proceedings of TACAS – ident: Bib0004 publication-title: reFLect: Intel’s Next Generation Formal Tools Environment (2003 ed.) – volume: 9 start-page: 53 issue: 1 year: 2014 end-page: 58 ident: Bib0048 article-title: Boolector 2.0 publication-title: Journal on Satisfiability, Boolean Modeling and Computation – start-page: 108 year: 2009 end-page: 115 ident: Bib0033 article-title: Assume-guarantee validation for STE properties within an SVA environment publication-title: Proceedings of the 2009 Formal Methods in Computer-Aided Design – start-page: 402 year: 1999 end-page: 407 ident: Bib0002 article-title: Formal verification using parametric representations of Boolean constraints publication-title: Proceedings of the 36th Annual ACM/IEEE Design Automation Conference doi: 10.1145/309847.309968 – volume: 2283 year: 2002 ident: Bib0050 publication-title: Isabelle/HOL — A Proof Assistant for Higher-Order Logic – start-page: 403 year: 2019 end-page: 419 ident: Bib0041 article-title: Parameterized hardware verification through a term-level generalized symbolic trajectory evaluation publication-title: Formal Methods and Software Engineering – start-page: 618 year: 2019 end-page: 621 ident: Bib0024 article-title: Empirical evaluation of IC3-based model checking techniques on verilog RTL designs publication-title: Proceedings of the 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE’19) – volume: 2 start-page: 1 issue: 2 year: 2006 end-page: 2 ident: Bib0022 article-title: The YICES SMT solver publication-title: Tool Paper at http://yices. csl. sri. com/tool-paper. pdf – start-page: 36 year: 2004 end-page: 39 ident: Bib0046 article-title: Integrating model checking and theorem proving in a reflective functional language publication-title: Proceedings of the 4th International Conference on Integrated Formal Methods: (IFM 2004), (Canterbury, UK, April 4–7, 2004). – ident: Bib0030 – volume: 4 start-page: 382 year: 2004 end-page: 398 ident: Bib0016 article-title: A simple method for parameterized verification of cache coherence protocols – start-page: 1212 year: 2012 end-page: 1221 ident: Bib0006 article-title: Chisel: Constructing hardware in a scala embedded language publication-title: Proceedings of the DAC Design Automation Conference 2012 – start-page: 111 year: 2007 end-page: 118 ident: Bib0014 article-title: Automatic abstraction refinement for generalized symbolic trajectory evaluation publication-title: Formal Methods in Computer Aided Design, 2007. FMCAD ’07 doi: 10.1109/FAMCAD.2007.11 – volume: 2 start-page: 197 year: 1992 end-page: 247 ident: Bib0007 article-title: Berkeley logic interchange format (BLIF) publication-title: Oct Tools Distribution – start-page: 3 year: 1997 end-page: 78 ident: Bib0029 article-title: Symbolic trajectory evaluation publication-title: Formal Hardware Verification – ident: Bib0066 publication-title: Generalized Symbolic Trajectory Evaluation – year: 2006 ident: Bib0013 publication-title: A General Compositional Approach to Verifying Hierarchical Cache Coherence Protocols – start-page: 213 year: 2013 end-page: 228 ident: Bib0009 article-title: Formal verification of hardware synthesis publication-title: Computer Aided Verification – start-page: 718 year: 2012 end-page: 724 ident: Bib0018 article-title: Cubicle: A parallel SMT-based model checker for parameterized systems publication-title: Proceedings of CAV – start-page: 70 year: 2002 end-page: 87 ident: Bib0068 article-title: Generalized symbolic trajectory evaluation–abstraction in action publication-title: Proceedings of the International Conference on Formal Methods in Computer-Aided Design – ident: Bib0038 article-title: A Linkage with GSTE at Boolean Level. – volume: 11 start-page: 345 issue: 3 year: 2003 end-page: 353 ident: Bib0069 article-title: Introduction to generalized symbolic trajectory evaluation publication-title: IEEE Trans. VLSI Syst. – volume: 5 year: 2009 ident: Bib0017 article-title: A faithful semantics for generalised symbolic trajectory evaluation publication-title: Logical Methods in Computer Science – start-page: 337 year: 2008 end-page: 340 ident: Bib0020 article-title: Z3: An efficient SMT solver publication-title: Proceedings of the International Conference on Tools and Algorithms for the Construction and Analysis of Systems – volume: 57 start-page: 115 issue: 1 year: 2014 end-page: 128 ident: Bib0042 article-title: Combining symmetry reduction with generalized symbolic trajectory evaluation publication-title: Comput. J. doi: 10.1093/comjnl/bxs161 – start-page: 397 year: 2020 end-page: 404 ident: Bib0039 article-title: Accelerated verification of parametric protocols with decision trees publication-title: Proceedings of the 38th IEEE International Conference on Computer Design (ICCD 2020), (Hartford, CT, October 18–21, 2020) doi: 10.1109/ICCD50377.2020.00073 – start-page: 831 year: 2018 end-page: 870 ident: Bib0047 article-title: Symbolic trajectory evaluation publication-title: Handbook of Model Checking – start-page: 1 year: 2012 end-page: 14 ident: Bib0008 article-title: Understanding IC3 publication-title: Proceedings of the International Conference on Theory and Applications of Satisfiability Testing – year: 1999 ident: Bib0031 publication-title: Applications of symbolic simulation to the formal verification of microprocessors – volume: 24 start-page: 1381 issue: 9 year: 2005 end-page: 1405 ident: Bib0057 article-title: An industrially effective environment for formal hardware verification publication-title: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems doi: 10.1109/TCAD.2005.850814 – start-page: 97 year: 2013 end-page: 104 ident: Bib0051 article-title: Relational STE and theorem proving for formal verification of industrial circuit designs publication-title: Proceedings of the 2013 Formal Methods in Computer-Aided Design – start-page: 1 year: 2006 end-page: 7 ident: Bib0021 article-title: Cooperative bounded model checking using STE and hybrid three-valued SAT solving publication-title: Proceedings of the 2006 10th International Conference on Computer Supported Cooperative Work in Design – volume: 18 start-page: 16 issue: 4 year: 2001 end-page: 25 ident: Bib0032 article-title: Practical formal verification in microprocessor design publication-title: IEEE Design & Test of Computers – start-page: 127 year: 2007 end-page: 135 ident: Bib0003 article-title: Automatic abstraction in symbolic trajectory evaluation publication-title: Proceedings of the Formal Methods in Computer Aided Design (FMCAD 2007) (November 11–14 2007, Austin, TX). doi: 10.1109/FAMCAD.2007.27 – start-page: 42 year: 2006 end-page: 54 ident: Bib0036 article-title: Formal certification of a compiler back-end, or: Programming a compiler with a proof assistant publication-title: Proceedings of the 33rd ACM Symposium on Principles of Programming Languages – start-page: 113 year: 2001 end-page: 127 ident: Bib0063 article-title: A technique for invariant generation publication-title: Tools and Algorithms for the Construction and Analysis of Systems – start-page: 167 year: 1997 end-page: 172 ident: Bib0053 article-title: Formal verification of content addressable memories using symbolic trajectory evaluation publication-title: Proceedings of the 34th Annual Design Automation Conference (DAC ’97) doi: 10.1145/266021.266056 – volume: 6 start-page: 147 issue: 2 year: 1995 end-page: 189 ident: Bib0056 article-title: Formal verification by symbolic evaluation of partially-ordered trajectories publication-title: Formal Methods in System Design doi: 10.1007/BF01383966 – start-page: 69 year: 2004 end-page: 70 ident: Bib0049 article-title: Bluespec System Verilog: Efficient, correct RTL from high level specifications publication-title: Proceedings of the 2nd ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE’04. – ident: Bib0061 publication-title: Forte/fl User Guide (2003 ed.) – start-page: 534 year: 2002 end-page: 541 ident: Bib0065 article-title: GSTE through a case study publication-title: Proceedings of the 2002 IEEE/ACM International Conference on Computer-Aided Design – start-page: 128 year: 2015 end-page: 143 ident: Bib0012 publication-title: Word-Level Symbolic Trajectory Evaluation doi: 10.1007/978-3-319-21668-3_8 – year: 2008 ident: Bib0059 publication-title: Specifying Properties of Generalized Symbolic Trajectory Evaluation – start-page: 61 year: 2013 end-page: 68 ident: Bib0019 article-title: Invariants for finite instances and beyond publication-title: Proceedings of the Formal Methods in Computer Aided Design (FMCAD’13), – ident: Bib0011 article-title: WCSTE model checker – start-page: 157 year: 2013 end-page: 164 ident: Bib0028 article-title: Better generalization in IC3 publication-title: Proceedings of the 2013 Formal Methods in Computer-Aided Design – start-page: 21 year: 2023 end-page: 28 ident: Bib0023 article-title: Towards an automatic proof of bakery algorithm publication-title: Formal Techniques for Distributed Objects, Components, and Systems: 43rd IFIP WG 6.1 International Conference, FORTE 2023, Held as Part of the 18th International Federated Conference on Distributed Computing Techniques, DisCoTec 2023, Lisbon, Portugal, June 19–23, 2023, Proceedings doi: 10.1007/978-3-031-35355-0_2 – start-page: 485 year: 2022 end-page: 501 ident: Bib0070 article-title: DuoAI: Fast, automated inference of inductive invariants for verifying distributed protocols publication-title: Proceedings of the16th USENIX Symposium on Operating Systems Design and Implementation (OSDI 2022) (Carlsbad, CA, USA, July 11–13, 2022 – start-page: 428 year: 1996 end-page: 432 ident: Bib0010 article-title: VIS: A system for verification and synthesis publication-title: Proceedings of the 8th International Conference on Computer Aided Verification (CAV ’96). – year: 2011 ident: Bib0026 article-title: Directions in Formal and Semi-Formal Verification – start-page: 143 year: 2008 end-page: 148 ident: Bib0015 article-title: Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation publication-title: Proceedings of the 45th Annual Design Automation Conference doi: 10.1145/1391469.1391508 – year: 2008 ident: Bib0062 publication-title: The Verilog® Hardware Description Language – start-page: 29 year: 2007 end-page: 38 ident: Bib0044 article-title: Computing invariants for parameter abstraction publication-title: Proceedings of the 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign – start-page: 703 year: 2020 end-page: 717 ident: Bib0034 article-title: First-order quantified separators publication-title: Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI’20) doi: 10.1145/3385412.3386018 – ident: Bib0037 article-title: Parameterized Generalized Symbolic Trajetory Eveluation – start-page: 46 year: 2021 end-page: 60 ident: Bib0043 article-title: Lutsig: A verified Verilog compiler for verified circuit development publication-title: Proceedings of the 10th ACM SIGPLAN International Conference on Certified Programs and Proofs doi: 10.1145/3437992.3439916 – start-page: 10 year: 2008 ident: Bib0060 article-title: Going with the flow: Parameterized verification using message flows publication-title: Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design – start-page: 300 year: 2000 end-page: 319 ident: Bib0001 article-title: A methodology for large-scale hardware verification publication-title: Proceedings of the 3rd International Conference on Formal Methods in Computer-Aided Design (FMCAD 2000) (Austin, TX, November 1–3, 2000) – ident: e_1_3_2_17_2 doi: 10.1007/978-3-540-30494-4_27 – volume-title: Specifying Properties of Generalized Symbolic Trajectory Evaluation year: 2008 ident: e_1_3_2_60_2 – start-page: 97 volume-title: Proceedings of the 2013 Formal Methods in Computer-Aided Design year: 2013 ident: e_1_3_2_52_2 doi: 10.1109/FMCAD.2013.6679397 – ident: e_1_3_2_65_2 – ident: e_1_3_2_12_2 – ident: e_1_3_2_4_2 doi: 10.1109/FAMCAD.2007.27 – start-page: 61 volume-title: Proceedings of the Formal Methods in Computer Aided Design (FMCAD’13), year: 2013 ident: e_1_3_2_20_2 doi: 10.1109/FMCAD.2013.6679392 – year: 2005 ident: e_1_3_2_36_2 article-title: Parameterized system verification with guard strengthening and parameter abstraction publication-title: Automated Verification of Infinite State Systems – volume: 2 start-page: 197 year: 1992 ident: e_1_3_2_8_2 article-title: Berkeley logic interchange format (BLIF) publication-title: Oct Tools Distribution – ident: e_1_3_2_43_2 doi: 10.1093/comjnl/bxs161 – ident: e_1_3_2_51_2 doi: 10.5555/1791547 – ident: e_1_3_2_59_2 doi: 10.1109/MEMCOD.2011.5970515 – volume: 2 start-page: 1 issue: 2 year: 2006 ident: e_1_3_2_23_2 article-title: The YICES SMT solver publication-title: Tool Paper at http://yices. csl. sri. com/tool-paper. pdf – start-page: 3 year: 1997 ident: e_1_3_2_30_2 article-title: Symbolic trajectory evaluation publication-title: Formal Hardware Verification doi: 10.1007/3-540-63475-4_1 – ident: e_1_3_2_53_2 doi: 10.1109/ICCD.1995.528929 – start-page: 405 volume-title: Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation (OSDI’21) year: 2021 ident: e_1_3_2_73_2 – ident: e_1_3_2_49_2 doi: 10.3233/SAT190101 – start-page: 157 volume-title: Proceedings of the 2013 Formal Methods in Computer-Aided Design year: 2013 ident: e_1_3_2_29_2 doi: 10.1109/FMCAD.2013.6679405 – ident: e_1_3_2_57_2 doi: 10.1007/BF01383966 – ident: e_1_3_2_39_2 – start-page: 428 volume-title: Proceedings of the 8th International Conference on Computer Aided Verification (CAV ’96). year: 1996 ident: e_1_3_2_11_2 – ident: e_1_3_2_16_2 doi: 10.1145/1391469.1391508 – start-page: 70 volume-title: Proceedings of the International Conference on Formal Methods in Computer-Aided Design year: 2002 ident: e_1_3_2_69_2 – start-page: 221 volume-title: Proceedings of the International Conference on Computer Aided Verification year: 2001 ident: e_1_3_2_6_2 doi: 10.1007/3-540-44585-4_19 – start-page: 403 volume-title: Formal Methods and Software Engineering year: 2019 ident: e_1_3_2_42_2 – ident: e_1_3_2_58_2 doi: 10.1109/TCAD.2005.850814 – start-page: 300 volume-title: Proceedings of the 3rd International Conference on Formal Methods in Computer-Aided Design (FMCAD 2000) (Austin, TX, November 1–3, 2000) year: 2000 ident: e_1_3_2_2_2 – ident: e_1_3_2_68_2 doi: 10.1109/ICCD.2001.955052 – start-page: 618 volume-title: Proceedings of the 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE’19) year: 2019 ident: e_1_3_2_25_2 doi: 10.23919/DATE.2019.8715289 – start-page: 485 volume-title: Proceedings of the16th USENIX Symposium on Operating Systems Design and Implementation (OSDI 2022) (Carlsbad, CA, USA, July 11–13, 2022 year: 2022 ident: e_1_3_2_71_2 – start-page: 831 year: 2018 ident: e_1_3_2_48_2 article-title: Symbolic trajectory evaluation publication-title: Handbook of Model Checking – volume: 5 year: 2009 ident: e_1_3_2_18_2 article-title: A faithful semantics for generalised symbolic trajectory evaluation publication-title: Logical Methods in Computer Science – ident: e_1_3_2_40_2 doi: 10.1109/ICCD50377.2020.00073 – start-page: 175 volume-title: Proceedings of the 18th International Conference on Computer Aided Verification: , (CAV 2006) (Seattle, WA, USA, August 17–20). year: 2006 ident: e_1_3_2_56_2 doi: 10.1007/11817963_19 – volume-title: Applications of symbolic simulation to the formal verification of microprocessors year: 1999 ident: e_1_3_2_32_2 – start-page: 10 volume-title: Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design year: 2008 ident: e_1_3_2_61_2 – volume: 18 start-page: 16 issue: 4 year: 2001 ident: e_1_3_2_33_2 article-title: Practical formal verification in microprocessor design publication-title: IEEE Design & Test of Computers doi: 10.1109/54.936245 – ident: e_1_3_2_24_2 doi: 10.1007/978-3-031-35355-0_2 – ident: e_1_3_2_66_2 doi: 10.1145/774572.774651 – start-page: 213 volume-title: Computer Aided Verification year: 2013 ident: e_1_3_2_10_2 doi: 10.1007/978-3-642-39799-8_14 – start-page: 179 volume-title: Advanced Research Working Conference on Correct Hardware Design and Verification Methods year: 2001 ident: e_1_3_2_46_2 doi: 10.1007/3-540-44798-9_17 – volume: 11 start-page: 345 issue: 3 year: 2003 ident: e_1_3_2_70_2 article-title: Introduction to generalized symbolic trajectory evaluation publication-title: IEEE Trans. VLSI Syst. doi: 10.1109/TVLSI.2003.812320 – volume-title: reFLect: Intel’s Next Generation Formal Tools Environment (2003 ed.) ident: e_1_3_2_5_2 – volume-title: Forte/fl User Guide (2003 ed.) ident: e_1_3_2_62_2 – ident: e_1_3_2_7_2 doi: 10.1145/2228360.2228584 – ident: e_1_3_2_13_2 doi: 10.1007/978-3-319-21668-3_8 – ident: e_1_3_2_38_2 – start-page: 42 volume-title: Proceedings of the 33rd ACM Symposium on Principles of Programming Languages year: 2006 ident: e_1_3_2_37_2 – start-page: 69 volume-title: Proceedings of the 2nd ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE’04. year: 2004 ident: e_1_3_2_50_2 – start-page: 1 volume-title: Proceedings of the 2006 10th International Conference on Computer Supported Cooperative Work in Design year: 2006 ident: e_1_3_2_22_2 – ident: e_1_3_2_72_2 doi: 10.1145/3632877 – start-page: 108 volume-title: Proceedings of the 2009 Formal Methods in Computer-Aided Design year: 2009 ident: e_1_3_2_34_2 doi: 10.1109/FMCAD.2009.5351133 – ident: e_1_3_2_31_2 – ident: e_1_3_2_3_2 doi: 10.1145/309847.309968 – start-page: 113 year: 2001 ident: e_1_3_2_64_2 article-title: A technique for invariant generation publication-title: Tools and Algorithms for the Construction and Analysis of Systems – ident: e_1_3_2_21_2 doi: 10.1007/978-3-540-78800-3_24 – ident: e_1_3_2_54_2 doi: 10.1145/266021.266056 – volume: 1 start-page: 82 volume-title: Proceedings of TACAS year: 2001 ident: e_1_3_2_55_2 – ident: e_1_3_2_41_2 doi: 10.1145/3232164 – start-page: 115 volume-title: Proceedings of the 18th USENIX Symposium on Networked Systems Design and Implementation (NSDI’21) year: 2021 ident: e_1_3_2_28_2 – start-page: 1 volume-title: Proceedings of the International Conference on Theory and Applications of Satisfiability Testing year: 2012 ident: e_1_3_2_9_2 – ident: e_1_3_2_45_2 doi: 10.1109/MEMCOD.2007.371252 – start-page: 718 volume-title: Proceedings of CAV year: 2012 ident: e_1_3_2_19_2 – ident: e_1_3_2_15_2 doi: 10.1109/FAMCAD.2007.11 – ident: e_1_3_2_26_2 doi: 10.1007/978-3-030-76384-8_9 – ident: e_1_3_2_27_2 – ident: e_1_3_2_35_2 doi: 10.1145/3385412.3386018 – ident: e_1_3_2_44_2 doi: 10.1145/3437992.3439916 – volume-title: Generalized Symbolic Trajectory Evaluation ident: e_1_3_2_67_2 – volume-title: A General Compositional Approach to Verifying Hierarchical Cache Coherence Protocols year: 2006 ident: e_1_3_2_14_2 – ident: e_1_3_2_63_2 doi: 10.5555/1502144 – start-page: 36 volume-title: Proceedings of the 4th International Conference on Integrated Formal Methods: (IFM 2004), (Canterbury, UK, April 4–7, 2004). year: 2004 ident: e_1_3_2_47_2 |
| SSID | ssj0015911 |
| Score | 2.3792748 |
| Snippet | This article proposes a term-level generalized symbolic trajectory evaluation (GSTE) to tackle parameterized hardware verification. We develop a... |
| SourceID | crossref acm |
| SourceType | Index Database Publisher |
| StartPage | 1 |
| SubjectTerms | Theory of computation Verification by model checking |
| SubjectTermsDisplay | Theory of computation -- Verification by model checking |
| Title | Parameterized Hardware Verification Through A Term-level Generalized Symbolic Trajectory Evaluation And Its Linkage With Concrete Hardware Verification At Netlist Level |
| URI | https://dl.acm.org/doi/10.1145/3716828 |
| Volume | 37 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVLSH databaseName: SpringerLink Journals customDbUrl: mediaType: online eissn: 1433-299X dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0015911 issn: 0934-5043 databaseCode: AFBBN dateStart: 19970101 isFulltext: true providerName: Library Specific Holdings – providerCode: PRVAVX databaseName: SpringerLINK - Czech Republic Consortium customDbUrl: eissn: 1433-299X dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0015911 issn: 0934-5043 databaseCode: AGYKE dateStart: 19970101 isFulltext: true titleUrlDefault: http://link.springer.com providerName: Springer Nature – providerCode: PRVAVX databaseName: SpringerLink Journals (ICM) customDbUrl: eissn: 1433-299X dateEnd: 99991231 omitProxy: true ssIdentifier: ssj0015911 issn: 0934-5043 databaseCode: U2A dateStart: 19970101 isFulltext: true titleUrlDefault: http://www.springerlink.com/journals/ providerName: Springer Nature |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwnV1Lb9NAEF6F9MIFaAFRHtUcerMMfqzXztGJGhVUVUgEaHup1s6maUls1Doq7S_id_DLmPHu2m6h4nGxEie7ljNfdsaz33zD2LbgMqJ-Dm6eBYJEtfEvlQfS9Qd5PhWhIElfYlvsi92P_N1BdNDr_eiwllZV9jq__m1dyf9YFc-hXalK9h8s20yKJ_A12hePaGE8_pWN30uiVpHa8jXGjbQJf0lErk94YmZycc7ENOKhLPr50l0QSciKTdfDPlwtMxIHJp3zszqHf-XsNBrgxHh03lYX9PD-hfg9nylxOyoLjDYrdcc104oKiReIIGePrteNgMcUJC8cWZd4XlhW-6qyLpTIQTXD4LAsTs464B3pxtlHc1WczOVpuxOgV6theekethn5o7ks7SzfjLq4SW4EkWVitFnKkLsksqbdlV6jed1-ru7A2yziWjnGgDXsrMh-x7XrmX91Gpz0NUJ8ckxMofoNWe5b7rIhMeqS7ujYDLzH1oJYiKDP1tLxcLjf7GVFg7oLdHMrunSbhr4xQykyypedyKgT4kwesQfm2QRSDbR11lPFBnto-36AcQOP2fcbuAOLAehiAAzuIIUWd9DBHVjcQYs7aHEHiDtA3IHBHRDuwOLujmumFRjcQY27J2wy3pmMdl3T8cOVkZ-4_qxuuMD5IPb8hN5IJTMeUoct0lFUnNQPAzFVtP0rkmk-i70sUoEaCF8lYfiU9YuyUM8Y5OjJBY89mWcenwZxItEMifRkEiWh9OUm28Cf_PirlnSxNtzEgcYEzUe3zPz8z195we63WH7J-tX5Sr3C0LXKtgw2fgL7RZ6r |
| linkProvider | Library Specific Holdings |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Parameterized+Hardware+Verification+Through+A+Term-level+Generalized+Symbolic+Trajectory+Evaluation+And+Its+Linkage+With+Concrete+Hardware+Verification+At+Netlist+Level&rft.jtitle=Formal+aspects+of+computing&rft.au=Li%2C+Yongjian&rft.au=Cai%2C+Zhenghai&rft.au=Wang%2C+Bow-Yaw&rft.au=Zhao%2C+Yongxin&rft.date=2025-09-30&rft.issn=0934-5043&rft.eissn=1433-299X&rft.volume=37&rft.issue=3&rft.spage=1&rft.epage=30&rft_id=info:doi/10.1145%2F3716828&rft.externalDBID=n%2Fa&rft.externalDocID=10_1145_3716828 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0934-5043&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0934-5043&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0934-5043&client=summon |