Exploiting structure in symmetry detection for CNF

Instances of the Boolean satisfiability problem (SAT) arise in many areas of circuit design and verification. These instances are typically constructed from some human-designed artifact, and thus are likely to possess much inherent symmetry and sparsity. Previous work[4] has shown that exploiting sy...

Full description

Saved in:
Bibliographic Details
Published in2004 41st Conference Design Automation pp. 530 - 534
Main Authors Darga, Paul T., Liffiton, Mark H., Sakallah, Karem A., Markov, Igor L.
Format Conference Proceeding
LanguageEnglish
Published New York, NY, USA ACM 07.06.2004
IEEE
Association for Computing Machinery
SeriesACM Conferences
Subjects
Online AccessGet full text
ISBN1581138288
9781581138283
1511838288
ISSN0738-100X
DOI10.1145/996566.996712

Cover

Abstract Instances of the Boolean satisfiability problem (SAT) arise in many areas of circuit design and verification. These instances are typically constructed from some human-designed artifact, and thus are likely to possess much inherent symmetry and sparsity. Previous work[4] has shown that exploiting symmetries results in vastly reduced SAT solver run times, often with the search for the symmetries themselves dominating the total SAT solving time. Our contribution is twofold. First, we dissect the algorithms behind the venerable NAUTY[9] package, particularly the partition refinement procedure responsible for the majority of search space pruning as well as the majority of run time overhead. Second, we present a new symmetry-detection tool, SAUCY, which outperforms NAUTY by several orders of magnitude on the large, structured CNF formulas generated from typical EDA problems.
AbstractList Instances of the Boolean satisfiability problem (SAT) arise in many areas of circuit design and verification. These instances are typically constructed from some human-designed artifact, and thus are likely to possess much inherent symmetry and sparsity. Previous work[4] has shown that exploiting symmetries results in vastly reduced SAT solver run times, often with the search for the symmetries themselves dominating the total SAT solving time. Our contribution is twofold. First, we dissect the algorithms behind the venerable NAUTY[9] package, particularly the partition refinement procedure responsible for the majority of search space pruning as well as the majority of run time overhead. Second, we present a new symmetry-detection tool, SAUCY, which outperforms NAUTY by several orders of magnitude on the large, structured CNF formulas generated from typical EDA problems.
Author Sakallah, Karem A.
Markov, Igor L.
Darga, Paul T.
Liffiton, Mark H.
Author_xml – sequence: 1
  givenname: Paul T.
  surname: Darga
  fullname: Darga, Paul T.
  organization: The University of Michigan, Ann Arbor, MI
– sequence: 2
  givenname: Mark H.
  surname: Liffiton
  fullname: Liffiton, Mark H.
  organization: The University of Michigan, Ann Arbor, MI
– sequence: 3
  givenname: Karem A.
  surname: Sakallah
  fullname: Sakallah, Karem A.
  organization: The University of Michigan, Ann Arbor, MI
– sequence: 4
  givenname: Igor L.
  surname: Markov
  fullname: Markov, Igor L.
  organization: The University of Michigan, Ann Arbor, MI
BackLink http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=17345526$$DView record in Pascal Francis
BookMark eNqFkEtLAzEURgMq2NYuXbmZja5szfuxlNKqUHSj4C5kMolE51GTDNh_78gUuvRuPi7ncLl8U3Dadq0D4BLBJUKU3SnFGefLIQTCJ2CKmESISCzlKZhAQeQCQfh-DuYpfcJhhFCCkgnA659d3YUc2o8i5djb3EdXhLZI-6ZxOe6LymVnc-jawnexWD1vLsCZN3Vy80POwNtm_bp6XGxfHp5W99uFIRDnhRFEcEQxRVJaatWwV15AigxHjjHPvVBlxSqpsFWU0dJDJ4gqmUFKOE7JDNyMd3ex--5dyroJybq6Nq3r-qQJ4ooShQfx-iCaZE3to2ltSHoXQ2PiXiNBKGOYD97V6AXn3BETjBmRA70dqbGNLrvuK2kE9V-5eixXj-XqMgbnj9_9o5NfAiJ2xQ
ContentType Conference Proceeding
Copyright 2004 ACM
2006 INIST-CNRS
Copyright_xml – notice: 2004 ACM
– notice: 2006 INIST-CNRS
DBID 6IE
6IH
CBEJK
RIE
RIO
IQODW
7SC
8FD
JQ2
L7M
L~C
L~D
DOI 10.1145/996566.996712
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
Pascal-Francis
Computer and Information Systems Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
DatabaseTitle Computer and Information Systems Abstracts
Technology Research Database
Computer and Information Systems Abstracts – Academic
Advanced Technologies Database with Aerospace
ProQuest Computer Science Collection
Computer and Information Systems Abstracts Professional
DatabaseTitleList Computer and Information Systems Abstracts

Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Applied Sciences
EndPage 534
ExternalDocumentID 17345526
1322538
Genre orig-research
Conference Paper
GroupedDBID 6IE
6IH
6IK
6IL
AAJGR
AAVQY
ACM
ADPZR
ALMA_UNASSIGNED_HOLDINGS
APO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
GUFHI
OCL
RIE
RIL
RIO
123
29O
6IF
6IM
6IN
AAWTH
ACGFS
ADZIZ
CHZPO
IEGSK
IJVOP
IPLJI
M43
RNS
AAKMM
IQODW
7SC
8FD
JQ2
L7M
LHSKQ
L~C
L~D
ID FETCH-LOGICAL-a302t-a73761424188c4c9a73df7041a61e55f6f79bd5d892c9454bf0e739b5a197e643
IEDL.DBID RIE
ISBN 1581138288
9781581138283
1511838288
ISSN 0738-100X
IngestDate Fri Jul 11 11:09:30 EDT 2025
Sun Oct 22 16:09:13 EDT 2023
Tue Aug 26 18:32:43 EDT 2025
Wed Jan 31 06:48:08 EST 2024
IsPeerReviewed false
IsScholarly true
Keywords partition refinement
graph automorphism
abstract algebra
boolean satisfiability (SAT)
symmetry
backtrack search
Performance evaluation
Circuit design
Electronic packaging
Algorithm
Computer aided design
Satisfiability
Execution time
Language English
License Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org
CC BY 4.0
LinkModel DirectLink
MeetingName DAC04: The 41st Annual Design Automation Conference 2004
MergedId FETCHMERGED-LOGICAL-a302t-a73761424188c4c9a73df7041a61e55f6f79bd5d892c9454bf0e739b5a197e643
Notes SourceType-Conference Papers & Proceedings-1
ObjectType-Conference Paper-1
content type line 25
PQID 31694392
PQPubID 23500
PageCount 5
ParticipantIDs acm_books_10_1145_996566_996712_brief
proquest_miscellaneous_31694392
pascalfrancis_primary_17345526
ieee_primary_1322538
acm_books_10_1145_996566_996712
PublicationCentury 2000
PublicationDate 20040607
20040000
2004
20040601
PublicationDateYYYYMMDD 2004-06-07
2004-01-01
2004-06-01
PublicationDate_xml – month: 06
  year: 2004
  text: 20040607
  day: 07
PublicationDecade 2000
PublicationPlace New York, NY, USA
PublicationPlace_xml – name: New York, NY, USA
– name: New York NY
– name: Piscataway NJ
PublicationSeriesTitle ACM Conferences
PublicationTitle 2004 41st Conference Design Automation
PublicationTitleAbbrev DAC
PublicationYear 2004
Publisher ACM
IEEE
Association for Computing Machinery
Publisher_xml – name: ACM
– name: IEEE
– name: Association for Computing Machinery
SSID ssj0000779743
ssj0004161
Score 1.9599665
Snippet Instances of the Boolean satisfiability problem (SAT) arise in many areas of circuit design and verification. These instances are typically constructed from...
SourceID proquest
pascalfrancis
ieee
acm
SourceType Aggregation Database
Index Database
Publisher
StartPage 530
SubjectTerms Abstract algebra
Applied sciences
Boolean functions
Circuit synthesis
Computer architecture
Design. Technologies. Operation analysis. Testing
Electronic design automation and methodology
Electronics
Exact sciences and technology
Integrated circuits
Laboratories
Mathematics of computing -- Discrete mathematics -- Graph theory -- Graph algorithms
Packaging
Partitioning algorithms
Permission
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Space exploration
Title Exploiting structure in symmetry detection for CNF
URI https://ieeexplore.ieee.org/document/1322538
https://www.proquest.com/docview/31694392
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LTxsxEB4RTnApFBCBlu6B3rphH_baPiMihATqoUi5WV57LEUomyrZHOiv79hOSB9IcNmHdrXyztjjb-yZbwAuy0JG05gzxxQdSkZ20Ba5xKpsnDSVj0Ta9w_N7SO7m_DJDnx7yYVBxBh8hqNwGffy3dyuwlLZVfCcaIAOYCBkk3K1tjmQZeRGpR4b6EqLSUjiCui5JpdCbsg1Gb8ifE8IZkQnEapQDoydrQurhLBIsyTJ-FTS4j_rHKec8Qe43zQ2RZo8jVZ9O7K__uFxfO_fHMDxNrkv-_4ybR3CDnYfYf8PXsIjqGJk3jRERGeJYHa1wGzaZcvn2Qz7xXPmsI8xXF1GoDe7fhgfw-P45sf1bb4urpCbuqj63AgyLSHNrZTSMqvo3nlBYjRNiZz7xgvVOu6kqqxinLW-QFGrlptSCSQccwK73bzDU8gCX40ViASfPLOFleidR0PCN1Ix64bwhaSsg9ew1CkRmuukB530MISvb7yh28UU_RCOghz1z8TEodciHMLFX5rbPhc147xqqAUbVWoaPmFPxHQ4Xy11XTaKMFl19vqXz2EvheqENZdPsEsix8-EQvr2Ina_3yvc0xk
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Lb9swDCb6OGy9bF07NO3W-rDe5tQPyZbOxYJsbYIeWiA3QZYoIBjiFIlz6H79KClptnXAdvEDNgyZlKiPEvkR4FOeiWAaU2aZpEPOyA6aLBVY5JUVunCBSHs0roYP7NuET3bg83MuDCKG4DPs-8uwl2_nZuWXyq6850QDdBf2OWOMx2ytbRZkHthRqc96wtJs4tO4PH4uyakQG3pNxq8I4ROG6dOp9nUod7WZrUur-MBIvSTZuFjU4oV9DpPO4A2MNs2NsSbf-6uu6ZsffzA5_u__vIXjbXpfcvc8cR3CDrbv4OAXZsIjKEJs3tTHRCeRYna1wGTaJsun2Qy7xVNisQtRXG1CsDe5Hg-O4WHw5f56mK7LK6S6zIou1TUZF5_olgthmJF0b11NYtRVjpy7ytWysdwKWRjJOGtchnUpG65zWSMhmfew185bPIHEM9aYGpEAlGMmMwKddahJ-FpIZmwPLkjKyvsNSxVTobmKelBRDz24_McbqllM0fXgyMtRPUYuDrUWYQ_Of9Pc9nldMs6LilqwUaWiAeR3RXSL89VSlXklCZUVp3__8gW8Gt6PbtXt1_HNGbyOgTt-BeYD7JH48SNhkq45D13xJ2iz1mY
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=Proceedings+-+ACM+IEEE+Design+Automation+Conference&rft.atitle=Exploiting+structure+in+symmetry+detection+for+CNF&rft.au=Darga%2C+P.T.&rft.au=Liffiton%2C+M.H.&rft.au=Sakallah%2C+K.A.&rft.au=Markov%2C+I.L.&rft.date=2004-01-01&rft.pub=IEEE&rft.isbn=1511838288&rft.issn=0738-100X&rft.spage=530&rft.epage=534&rft_id=info:doi/10.1145%2F996566.996712&rft.externalDocID=1322538
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0738-100X&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0738-100X&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0738-100X&client=summon