Accelerating Boolean Constraint Propagation for Efficient SAT-Solving on FPGAs (Proceedings of the Great Lakes Symposium on VLSI 2024)