Optimal Transistor Folding and Placement for Synthesizing Standard Cells of Complementary FET Technology (Proceedings of the 61st ACM/IEEE Design Automation Conference)