A programmable HIPPI interface for a graphics supercomputer

As networks approach gigabit performance, supercomputer host interfaces are becoming the communication bottleneck. The Network Interface Unit (NIU) is a high-performance host interface for Pixel Planes 5, a custom graphics supercomputer. The design offers both performance and programmability through...

Full description

Saved in:
Bibliographic Details
Published inProceedings of the 1993 ACM/IEEE conference on Supercomputing pp. 124 - 132
Main Authors Singh, R. K., Tell, S. G., Bharrat, S. J., Becker, D., Chi, V. L.
Format Conference Proceeding
LanguageEnglish
Published New York, NY, USA ACM 01.12.1993
IEEE
SeriesACM Conferences
Subjects
Online AccessGet full text
ISBN0818643404
9780818643408
ISSN1063-9535
DOI10.1145/169627.169669

Cover

More Information
Summary:As networks approach gigabit performance, supercomputer host interfaces are becoming the communication bottleneck. The Network Interface Unit (NIU) is a high-performance host interface for Pixel Planes 5, a custom graphics supercomputer. The design offers both performance and programmability through a balance of data-marshaling hardware and an embedded processor. The authors describe the NIU hardware and firmware architecture. They present some preliminary performance measurements and assess the applicability of this design for the targeted environment. They also comment on its suitability for other environments and outline plans for the future work.
Bibliography:SourceType-Conference Papers & Proceedings-1
ObjectType-Conference Paper-1
content type line 25
ISBN:0818643404
9780818643408
ISSN:1063-9535
DOI:10.1145/169627.169669