A low-overhead multicast bufferless router with reconfigurable Banyan network

In modern Multi-Processors System-on-Chip (MP-SoC), it is highly desirable to provide hardware support for efficient multicast traffic. Recently, bufferless router has become a promising solution for NoC due to its simplicity and low overhead. However, existing multicast bufferless routers utilize t...

Full description

Saved in:
Bibliographic Details
Published inProceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip pp. 1 - 8
Main Authors Feng, Chaochao, Liao, Zhuofan, Zhao, Zhenyu, He, Xiaowei
Format Conference Proceeding
LanguageEnglish
Published Piscataway, NJ, USA IEEE Press 04.10.2018
SeriesACM Conferences
Subjects
Online AccessGet full text
ISBN1538648938
9781538648933
DOI10.5555/3306619.3306630

Cover

More Information
Summary:In modern Multi-Processors System-on-Chip (MP-SoC), it is highly desirable to provide hardware support for efficient multicast traffic. Recently, bufferless router has become a promising solution for NoC due to its simplicity and low overhead. However, existing multicast bufferless routers utilize the serialized switch allocator to allocate both unicast and multicast packets based on the packet priority one by one, which makes the router have a long critical path and lowers the frequency of the router. In this paper, we propose a low-overhead multicast bufferless router with a reconfigurable Banyan network (called Banyan_PR, PR is short for packets replication). The Banyan switch of the router can be configured as four modes (straight, exchange, U-multicast and L-multicast) according to the type of the incoming packets. For the U-multicast and L-multicast configurations, the multicast packet can be replicated adaptively to reduce the multicast latency. Using a 4 x 4 Banyan network instead of the serialized switch allocator, the Banyan_PR router has shorter critical path length and less area overhead. Synthesis results under a 28nm technology show that the Banyan_PR router can achieve the frequency of 1GHz and save 65% less area and 89% less power consumption than the existing deflection-routing-based multicast bufferless router (called DRM_PR_all) with the serialized switch allocator. Simulation results illustrate that the Banyan_PR router achieves 25%, 28% and 19% less latency on average than that of the router without packets replication (called Banyan_noPR) and 39%, 42% and 35% less latency on average than that of the DRM_PR_all router under three synthetic traffic patterns respectively.
ISBN:1538648938
9781538648933
DOI:10.5555/3306619.3306630