Vyzkoušejte nový nástroj s podporou AI
Summon Research Assistant
BETA
Reversible Implementation of Densely-Packed-Decimal Converter to and from Binary-Coded-Decimal Format Using in IEEE-754R
Kaivani, A., Alhosseini, A.Z., Gorgin, S., Fazlali, M.
Published in ICIT 2006 : 9th International Conference on Information Technology : proceeding s : 18-21 December, 2006, Bhubaneswar, India (01.12.2006)
Published in ICIT 2006 : 9th International Conference on Information Technology : proceeding s : 18-21 December, 2006, Bhubaneswar, India (01.12.2006)
Get full text
Conference Proceeding
FPGA implementation of binary coded decimal digit adders and multipliers
Al-Khaleel, O. D., Tulic, N. H., Mhaidat, K. M.
Published in 2012 8th International Symposium on Mechatronics and its Applications (01.04.2012)
Published in 2012 8th International Symposium on Mechatronics and its Applications (01.04.2012)
Get full text
Conference Proceeding