Vyzkoušejte nový nástroj s podporou AI
Summon Research Assistant
BETA
System level performance analysis – the SymTA/S approach
Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., Ernst, R.
Published in IEE proceedings. Computers and digital techniques (01.03.2005)
Published in IEE proceedings. Computers and digital techniques (01.03.2005)
Get full text
Journal Article
Reconfigurable computing: architectures and design methods
Todman, T.J., Constantinides, G.A., Wilton, S.J.E., Mencer, O., Luk, W., Cheung, P.Y.K.
Published in IEE proceedings. Computers and digital techniques (01.03.2005)
Published in IEE proceedings. Computers and digital techniques (01.03.2005)
Get full text
Journal Article
Modified Montgomery modular multiplication and RSA exponentiation techniques
McIvor, C., McLoone, M., McCanny, J.V.
Published in IEE proceedings. Computers and digital techniques (01.11.2004)
Published in IEE proceedings. Computers and digital techniques (01.11.2004)
Get full text
Journal Article
Modular dynamic reconfiguration in Virtex FPGAs
Sedcole, P., Blodget, B., Becker, T., Anderson, J., Lysaght, P.
Published in IEE proceedings. Computers and digital techniques (01.05.2006)
Published in IEE proceedings. Computers and digital techniques (01.05.2006)
Get full text
Journal Article
Conference Proceeding
Debug support for complex systems on-chip: a review
Hopkins, A.B.T., McDonald-Maier, K.D.
Published in IEE proceedings. Computers and digital techniques (01.07.2006)
Published in IEE proceedings. Computers and digital techniques (01.07.2006)
Get full text
Journal Article
Low-power variable-length fast Fourier transform processor
Lin, Y.-T., Tsai, P.-Y., Chiueh, T.-D.
Published in IEE proceedings. Computers and digital techniques (01.07.2005)
Published in IEE proceedings. Computers and digital techniques (01.07.2005)
Get full text
Journal Article
Network-on-chip architectures and design methods
Benini, L., Bertozzi, D.
Published in IEE proceedings. Computers and digital techniques (01.03.2005)
Published in IEE proceedings. Computers and digital techniques (01.03.2005)
Get full text
Journal Article
PNoC: a flexible circuit-switched NoC for FPGA-based systems
Get full text
Journal Article
Conference Proceeding
Virtually scaling-free adaptive CORDIC rotator
Maharatna, K., Troya, A., Banerjee, S., Grass, E.
Published in IEE proceedings. Computers and digital techniques (01.11.2004)
Published in IEE proceedings. Computers and digital techniques (01.11.2004)
Get full text
Journal Article
Local grid scheduling techniques using performance prediction
Spooner, D.P., Jarvis, S.A., Cao, J., Saini, S., Nudd, G.R.
Published in IEE proceedings. Computers and digital techniques (01.03.2003)
Published in IEE proceedings. Computers and digital techniques (01.03.2003)
Get full text
Journal Article
Conference Proceeding
Leakage power analysis and reduction: models, estimation and tools
Agarwal, A., Mukhopadhyay, S., Kim, C.H., Raychowdhury, A., Roy, K.
Published in IEE proceedings. Computers and digital techniques (01.05.2005)
Published in IEE proceedings. Computers and digital techniques (01.05.2005)
Get full text
Journal Article
Ant colony optimisation for task matching and scheduling
Chiang, C.-W., Lee, Y.-C., Lee, C.-N., Chou, T.-Y.
Published in IEE proceedings. Computers and digital techniques (01.11.2006)
Published in IEE proceedings. Computers and digital techniques (01.11.2006)
Get full text
Journal Article
Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling
Mei, B., Vernalde, S., Verkest, D., De Man, H., Lauwereins, R.
Published in IEE proceedings. Computers and digital techniques (01.09.2003)
Published in IEE proceedings. Computers and digital techniques (01.09.2003)
Get full text
Journal Article
Conference Proceeding