System-on-chip test architectures : nanometer design for testability

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semic...

Full description

Saved in:
Bibliographic Details
Other Authors: Wang, Laung-Terng., Stroud, Charles E., Touba, Nur A.
Format: eBook
Language: English
Published: Amsterdam ; Boston : Morgan Kaufmann Publishers, ©2008.
Series: Morgan Kaufmann series in systems on silicon.
Subjects:
Systems on a chip > Testing.
Integrated circuits > Very large scale integration > Testing.
Integrated circuits > Very large scale integration > Design.
elektronické knihy
electronic books
ISBN: 9780123739735
012373973X
9780080556802
0080556809
1281100048
9781281100047
9786611100049
6611100040
Physical Description: 1 online resource (xxxvi, 856 pages) : illustrations

Cover

Table of contents

LEADER 05218cam a2200493 a 4500
001 kn-ocn228148482
003 OCoLC
005 20240717213016.0
006 m o d
007 cr cn|||||||||
008 080516s2008 ne a ob 001 0 eng d
040 |a OPELS  |b eng  |e pn  |c OPELS  |d OCLCQ  |d N$T  |d YDXCP  |d IDEBK  |d E7B  |d UMI  |d CEF  |d NHM  |d DEBSZ  |d DKDLA  |d KNOVL  |d OCLCO  |d OCLCQ  |d KNOVL  |d OCLCQ  |d OCLCO  |d KNOVL  |d OCLCQ  |d OCLCO  |d OCLCQ  |d OCLCO  |d COO  |d OCLCO  |d OCLCQ  |d OCLCO  |d AZK  |d OCLCO  |d LOA  |d JBG  |d AGLDB  |d COCUF  |d TOA  |d OCLCO  |d MOR  |d PIFAG  |d UAB  |d OCLCQ  |d U3W  |d OCLCF  |d STF  |d WRM  |d D6H  |d OCLCO  |d VTS  |d NRAMU  |d INT  |d REC  |d VT2  |d OCLCO  |d AU@  |d OCLCQ  |d MERER  |d LEAUB  |d OCLCO  |d OCLCQ  |d M8D  |d OCLCQ  |d K6U  |d LGG  |d B24X7  |d WYU  |d UKCRE  |d VLY  |d LUN  |d OCLCQ  |d QGK  |d OCLCQ  |d MHW  |d OCLCO  |d OCLCQ  |d OCLCO  |d OCLCL  |d EZC 
020 |a 9780123739735 
020 |a 012373973X 
020 |a 9780080556802  |q (electronic bk.) 
020 |a 0080556809  |q (electronic bk.) 
020 |a 1281100048 
020 |a 9781281100047 
020 |a 9786611100049 
020 |a 6611100040 
035 |a (OCoLC)228148482  |z (OCoLC)191045450  |z (OCoLC)435501530  |z (OCoLC)473204878  |z (OCoLC)647688301  |z (OCoLC)652397948  |z (OCoLC)772065266  |z (OCoLC)961646499  |z (OCoLC)962677947  |z (OCoLC)968255836  |z (OCoLC)988533734  |z (OCoLC)992080843  |z (OCoLC)1034969257  |z (OCoLC)1037786183  |z (OCoLC)1038702285  |z (OCoLC)1044263181  |z (OCoLC)1045456459  |z (OCoLC)1055405005  |z (OCoLC)1056440698  |z (OCoLC)1058058283  |z (OCoLC)1060821280  |z (OCoLC)1152976229  |z (OCoLC)1153495296  |z (OCoLC)1162501521  |z (OCoLC)1202558941  |z (OCoLC)1228531793  |z (OCoLC)1240517859  |z (OCoLC)1241861401  |z (OCoLC)1286902983  |z (OCoLC)1290051079  |z (OCoLC)1300627526 
245 0 0 |a System-on-chip test architectures :  |b nanometer design for testability /  |c edited by Laung-Terng Wang, Charles E. Stroud, Nur A. Touba. 
260 |a Amsterdam ;  |a Boston :  |b Morgan Kaufmann Publishers,  |c ©2008. 
300 |a 1 online resource (xxxvi, 856 pages) :  |b illustrations 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
490 1 |a The Morgan Kaufmann series in systems on silicon 
506 |a Plný text je dostupný pouze z IP adres počítačů Univerzity Tomáše Bati ve Zlíně nebo vzdáleným přístupem pro zaměstnance a studenty 
520 |a Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today?s overall product cost. This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs. KEY FEATURES * Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples. * Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book. * Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits. * Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing. * Practical problems at the end of each chapter for students. 
505 0 |a Introduction; Digital Test Architectures; Fault-Tolerant Design; SOC/NOC Test Architectures; SIP Test Architectures; Delay Testing; Low-Power Testing; Coping with Physical Failures, Soft Errors, and Reliability Issues; Design for Manufacturability and Yield; Design for Debug and Diagnosis; Software-Based Self-Testing; FPGA Testing; MEMS Testing; High-Speed I/O Interface; Analog and Mixed-Signal Test Architectures; RF Testing; Testing Aspects of Nanotechnology Trends. 
504 |a Includes bibliographical references and index. 
590 |a Knovel  |b Knovel (All titles) 
650 0 |a Systems on a chip  |x Testing. 
650 0 |a Integrated circuits  |x Very large scale integration  |x Testing. 
650 0 |a Integrated circuits  |x Very large scale integration  |x Design. 
655 7 |a elektronické knihy  |7 fd186907  |2 czenas 
655 9 |a electronic books  |2 eczenas 
700 1 |a Wang, Laung-Terng. 
700 1 |a Stroud, Charles E. 
700 1 |a Touba, Nur A. 
776 0 8 |i Print version:  |t System-on-chip test architectures.  |d Amsterdam ; Boston : Morgan Kaufmann Publishers, ©2008  |z 9780123739735  |z 012373973X  |w (DLC) 2007023373  |w (OCoLC)140109577 
830 0 |a Morgan Kaufmann series in systems on silicon. 
856 4 0 |u https://proxy.k.utb.cz/login?url=https://app.knovel.com/hotlink/toc/id:kpSCTANDT1/system-on-chip?kpromoter=marc  |y Full text 

Similar Items