Non-logic devices in logic processes

This book shows readers how to design semiconductor devices using the most common and lowest cost logic CMOS processes. Readers will benefit from the author's extensive, industrial experience and the practical approach he describes for designing efficiently semiconductor devices that typically...

Full description

Saved in:
Bibliographic Details
Main Authors: Ma, Yanjun, (Author), Kan, Edwin, (Author)
Format: eBook
Language: English
Published: Cham, Switzerland : Springer, [2017]
Subjects:
ISBN: 9783319483399
9783319483375
Physical Description: 1 online resource (xxii, 284 pages) : color illustrations

Cover

Table of contents

LEADER 05674cam a2200469Ii 4500
001 99952
003 CZ-ZlUTB
005 20240914112407.0
006 m o d
007 cr cnu|||unuuu
008 170331s2017 sz a ob 000 0 eng d
040 |a N$T  |b eng  |e rda  |e pn  |c N$T  |d N$T  |d EBLCP  |d GW5XE  |d YDX  |d OCLCF  |d COO  |d AZU  |d UPM  |d VT2  |d OCLCQ  |d UAB  |d U3W  |d CAUOI  |d IOG  |d ICW  |d OCLCQ  |d KSU  |d ESU  |d WYU  |d UWO  |d LVT  |d OCLCQ  |d UKMGB  |d AUD  |d UKAHL  |d OCLCQ  |d ERF  |d UKBTH  |d LEATE  |d OCLCQ 
020 |a 9783319483399  |q (electronic bk.) 
020 |z 9783319483375 
024 7 |a 10.1007/978-3-319-48339-9  |2 doi 
035 |a (OCoLC)980347775  |z (OCoLC)981654308  |z (OCoLC)981887828  |z (OCoLC)984864560  |z (OCoLC)999446232  |z (OCoLC)1005818405  |z (OCoLC)1012094032  |z (OCoLC)1048166000  |z (OCoLC)1066478752  |z (OCoLC)1086551845  |z (OCoLC)1112592973  |z (OCoLC)1112973249  |z (OCoLC)1113404545  |z (OCoLC)1116188448  |z (OCoLC)1122819142  |z (OCoLC)1127221981 
100 1 |a Ma, Yanjun,  |e author. 
245 1 0 |a Non-logic devices in logic processes /  |c Yanjun Ma, Edwin Kan. 
264 1 |a Cham, Switzerland :  |b Springer,  |c [2017] 
264 4 |c ©2017 
300 |a 1 online resource (xxii, 284 pages) :  |b color illustrations 
336 |a text  |b txt  |2 rdacontent 
337 |a počítač  |b c  |2 rdamedia 
338 |a online zdroj  |b cr  |2 rdacarrier 
504 |a Includes bibliographical references. 
505 0 |a Preface; Organization of This Book; Acknowledgements; Contents; Abbreviations; About the Authors; Part I: Basics; Chapter 1: Introduction; 1.1 The Semiconductor Industry; 1.2 Mooreś Law and Its Corollaries; 1.3 Aim and Scope of This Book; References; Chapter 2: Overview of Logic CMOS Devices; 2.1 Basic CMOS Devices and Processes; 2.1.1 Diodes; 2.1.2 Capacitors; 2.1.3 Resistors; 2.1.4 Bipolar Transistors; 2.1.5 MOSFETs; 2.2 Physics of Diodes; 2.2.1 The p-n JunctionDiode; 2.2.2 Current-Voltage Characteristics; 2.2.3 Junction Breakdowns; 2.2.4 Schottky Diodes. 
505 8 |a 2.3 MOS Capacitors and Oxide Device Physics2.3.1 MOS Capacitors; 2.3.2 Gate Tunneling Current; 2.3.3 Oxide Reliability; 2.4 MOSFET Physics; 2.4.1 Basic Long-Channel MOSFET Equations; 2.4.2 Capacitances of MOSFET; 2.4.3 Nonideal Effects; 2.4.4 Hot Carrier Reliability of MOSFET; 2.5 CMOS Circuits and Power Consumption; 2.6 Non-logic CMOS Devices Discussed in This Book; References; Chapter 3: Overview of Logic CMOS Processes; 3.1 Generic Logic CMOS Processes; 3.1.1 Introduction; 3.1.2 Process Flow and Mask Design; 3.2 Layout and Mask Generation; 3.3 Design Rules. 
505 8 |a 3.4 Extension of Logic CMOS Processes3.5 Process Control; 3.6 Postprocessing; 3.6.1 Dicing; 3.6.2 3D IC Integration and Through Silicon Via; 3.7 Wafer Processing Economics; 3.7.1 Wafer Processing Cost; 3.7.2 Yield; 3.7.3 Cost of Chips; References; Part II: Non-logic Device Design in Logic Processes; Chapter 4: Non-logic MOSFETs in Logic CMOS Processes; 4.1 Introduction; 4.2 MOSFETs with Nonstandard Threshold Voltages; 4.2.1 Bandgap-Engineered MOSFETs; 4.2.2 Bandgap FET Application: Voltage Reference Circuit; 4.2.3 Source-Drain-Engineered MOSFET; 4.3 High-Voltage MOSFET; 4.3.1 Introduction. 
505 8 |a 4.3.2 LDMOS4.3.3 Improving High-Voltage Performance; 4.3.4 Manufacturing Challenges; References; Chapter 5: Floating-Gate Devices in Logic CMOS Processes; 5.1 Introduction; 5.2 Floating-Gate Transistors; 5.3 Floating-Gate Capacitor; 5.4 Semifloating Embedded DRAM Cell; 5.5 Concluding Remarks; References; Chapter 6: Bipolar Transistors in Logic CMOS Processes; 6.1 Introduction; 6.2 Parasitic Bipolar Transistors; 6.3 Reference Circuits Using Parasitic BJTs; 6.4 Punchthrough Transistor; References; Chapter 7: Diodes in Logic CMOS Processes; 7.1 Introduction; 7.2 Polysilicon Diodes. 
505 8 |a 7.2.1 Polysilicon Resistors7.3 Schottky Diodes; References; Part III: Selected Applications; Chapter 8: Logic Nonvolatile Memory; 8.1 Introduction to Embedded NVM; 8.2 Logic NVM; 8.3 Programming and Erase Methods; 8.4 Memory Cell Design Considerations; 8.5 Memory Arrays; 8.5.1 High-Voltage Generators; 8.5.2 Row and Column Decoders; 8.5.3 Sense Amplifiers; 8.6 Memory Reliability; 8.6.1 Data Retention; 8.6.2 Program/Erase Endurance; 8.6.3 Disturb; 8.6.4 Improving Data Retention Reliability; 8.7 An Application of LNVM; References; Chapter 9: One-Time Programmable Memories in Logic Processes. 
506 |a Plný text je dostupný pouze z IP adres počítačů Univerzity Tomáše Bati ve Zlíně nebo vzdáleným přístupem pro zaměstnance a studenty 
520 |a This book shows readers how to design semiconductor devices using the most common and lowest cost logic CMOS processes. Readers will benefit from the author's extensive, industrial experience and the practical approach he describes for designing efficiently semiconductor devices that typically have to be implemented using specialized processes that are expensive, time-consuming, and low-yield. The author presents an integrated picture of semiconductor device physics and manufacturing techniques, as well as numerous practical examples of device designs that are tried and true. 
590 |a SpringerLink  |b Springer Complete eBooks 
650 0 |a Metal oxide semiconductors, Complementary. 
655 7 |a elektronické knihy  |7 fd186907  |2 czenas 
655 9 |a electronic books  |2 eczenas 
700 1 |a Kan, Edwin,  |e author. 
776 0 8 |i Print version:  |a Ma, Yanjun.  |t Non-logic devices in logic processes.  |d Cham, Switzerland : Springer, [2017]  |z 3319483374  |z 9783319483375  |w (OCoLC)959033652 
856 4 0 |u https://proxy.k.utb.cz/login?url=https://link.springer.com/10.1007/978-3-319-48339-9  |y Plný text 
992 |c NTK-SpringerENG 
999 |c 99952  |d 99952 
993 |x NEPOSILAT  |y EIZ