Designing with Xilinx FPGAs : using Vivado
This book helps readers to implement their designs on Xilinx® FPGAs. The authors demonstrate how to get the greatest impact from using the Vivado® Design Suite, which delivers a SoC-strength, IP-centric and system-centric, next generation development environment that has been built from the ground u...
Saved in:
| Other Authors | |
|---|---|
| Format | Electronic eBook |
| Language | English |
| Published |
Switzerland :
Springer,
[2017]
|
| Subjects | |
| Online Access | Full text |
| ISBN | 9783319424385 9783319424378 |
| Physical Description | 1 online resource (x, 260 pages) |
Cover
| LEADER | 00000cam a2200000Ii 4500 | ||
|---|---|---|---|
| 001 | 99472 | ||
| 003 | CZ-ZlUTB | ||
| 005 | 20251008111951.0 | ||
| 006 | m o d | ||
| 007 | cr cnu---unuuu | ||
| 008 | 161024s2017 sz ob 001 0 eng d | ||
| 040 | |a N$T |b eng |e rda |e pn |c N$T |d N$T |d YDX |d IDEBK |d GW5XE |d COO |d UAB |d IOG |d ESU |d Z5A |d JBG |d IAD |d ICW |d ICN |d OTZ |d OCLCQ |d CNCGM |d U3W |d CAUOI |d OCLCF |d OCLCO |d OCLCQ |d KSU |d RRP |d INT |d OCLCQ |d UKMGB |d OCLCQ |d UBY | ||
| 020 | |a 9783319424385 |q (electronic bk.) | ||
| 020 | |z 9783319424378 | ||
| 035 | |a (OCoLC)961116899 |z (OCoLC)961207311 |z (OCoLC)964568453 |z (OCoLC)965731137 | ||
| 245 | 0 | 0 | |a Designing with Xilinx FPGAs : |b using Vivado / |c Sanjay Churiwala, editor. |
| 264 | 1 | |a Switzerland : |b Springer, |c [2017] | |
| 300 | |a 1 online resource (x, 260 pages) | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a počítač |b c |2 rdamedia | ||
| 338 | |a online zdroj |b cr |2 rdacarrier | ||
| 504 | |a Includes bibliographical references (pages 251-253). | ||
| 505 | 0 | |a State of the Art Programmable Logic -- Vivado Design Tools -- IP Flows -- Gigabit Transceivers -- Memory Controllers -- Processor Options -- Vivado IP Integrator -- SysGen for DSP -- Synthesis -- C Based Design -- Simulation -- Clocking -- Stacked Silicon Interconnect -- Timing Closure -- Power Analysis and Optimization -- System Monitor -- Hardware Debug -- Emulation Using FPGAs -- Partial Reconfiguration & Hierarchical Design. | |
| 506 | |a Plný text je dostupný pouze z IP adres počítačů Univerzity Tomáše Bati ve Zlíně nebo vzdáleným přístupem pro zaměstnance a studenty | ||
| 520 | |a This book helps readers to implement their designs on Xilinx® FPGAs. The authors demonstrate how to get the greatest impact from using the Vivado® Design Suite, which delivers a SoC-strength, IP-centric and system-centric, next generation development environment that has been built from the ground up to address the productivity bottlenecks in system-level integration and implementation. This book is a hands-on guide for both users who are new to FPGA designs, as well as those currently using the legacy Xilinx tool set (ISE) but are now moving to Vivado. Throughout the presentation, the authors focus on key concepts, major mechanisms for design entry, and methods to realize the most efficient implementation of the target design, with the least number of iterations. | ||
| 590 | |a SpringerLink |b Springer Complete eBooks | ||
| 630 | 0 | 0 | |a Vivado Design Suite. |
| 650 | 0 | |a Field programmable gate arrays. | |
| 650 | 0 | |a Computer-aided design. | |
| 655 | 7 | |a elektronické knihy |7 fd186907 |2 czenas | |
| 655 | 9 | |a electronic books |2 eczenas | |
| 700 | 1 | |a Churiwala, Sanjay, |e editor. | |
| 776 | 0 | 8 | |i Print version: |t Designing With Xilinx Fpgas. |d [Place of publication not identified] : Springer Verlag 2016 |z 9783319424378 |w (OCoLC)952384094 |
| 856 | 4 | 0 | |u https://proxy.k.utb.cz/login?url=https://link.springer.com/10.1007/978-3-319-42438-5 |
| 992 | |c NTK-SpringerENG | ||
| 999 | |c 99472 |d 99472 | ||
| 993 | |x NEPOSILAT |y EIZ | ||