Advanced model order reduction techniques in VLSI design

Systematic introduction to key model order reduction techniques in linear circuits, using real-world examples to illustrate advantages and disadvantages.

Saved in:
Bibliographic Details
Main Author: Tan, Sheldon X. D.
Other Authors: He, Lei, 1968-
Format: eBook
Language: English
Published: Cambridge : Cambridge University Press, 2007.
Subjects:
Integrated circuits > Very large scale integration > Design.
elektronické knihy
electronic books
ISBN: 9781601197290
9780521865814
9780511290329
9780511289095
9780511289729
Physical Description: 1 online zdroj (xviii, 240 p.) : ill.

Cover

Table of contents

LEADER 02663cam a2200385 a 4500
001 78191
003 CZ ZlUTB
005 20200530181058.0
006 m o d
007 cr |n
008 090505s2007 enka sb 001 0 eng d
020 |a 9781601197290  |q (ebook) 
020 |a 9780521865814 
020 |a 9780511290329  |q (ebook) 
020 |a 9780511289095 
020 |a 9780511289729  |q (ebook) 
035 |a (OCoLC)320265935  |z (OCoLC)173240494  |z (OCoLC)173812628  |z (OCoLC)271790396  |z (OCoLC)437447056  |z (OCoLC)648279183  |z (OCoLC)652466563 
040 |a BUF  |b eng  |c BUF  |d TEF  |d IBI  |d DEBSZ  |d OCLCQ  |d N$T  |d YDXCP  |d QE2  |d AU@  |d UV0  |d E7B  |d IL4J6  |d NRU  |d IDEBK  |d B24X7  |d OCLCQ  |d KNOVL  |d ZCU  |d KNOVL  |d OCLCF  |d KNOVL 
100 1 |a Tan, Sheldon X. D. 
245 1 0 |a Advanced model order reduction techniques in VLSI design  |h [elektronický zdroj] /  |c Sheldon X.-D. Tan, Lei He. 
260 |a Cambridge :  |b Cambridge University Press,  |c 2007. 
300 |a 1 online zdroj (xviii, 240 p.) :  |b ill. 
504 |a Includes bibliographical references and index. 
505 0 |a Cover; Half-title; Title; Copyright; Contents; Figures; Tables; Foreword; Acknowledgments; 1 Introduction; 2 Projection-based model order reduction algorithms; 3 Truncated balanced realization methods for MOR; 4 Passive balanced truncation of linear systems in descriptor form; 5 Passive hierarchical model order reduction; 6 Terminal reduction of linear dynamic circuits; 7 Vector-potential equivalent circuit for inductance modeling; 8 Structure-preserving model order reduction; 9 Block structure-preserving reduction for RLCK circuits; 10 Model optimization and passivity enforcement. 
520 |a Systematic introduction to key model order reduction techniques in linear circuits, using real-world examples to illustrate advantages and disadvantages. 
590 |a Knovel Library  |b ACADEMIC - Computer Hardware Engineering 
506 |a Plný text je dostupný pouze z IP adres počítačů Univerzity Tomáše Bati ve Zlíně nebo vzdáleným přístupem pro zaměstnance a studenty univerzity 
650 0 |a Integrated circuits  |x Very large scale integration  |x Design. 
655 7 |a elektronické knihy  |7 fd186907  |2 czenas 
655 9 |a electronic books  |2 eczenas 
700 1 |a He, Lei,  |d 1968- 
776 0 8 |i Print version:  |a Tan, Sheldon X. D.  |t Advanced model order reduction techniques in VLSI design.  |d Cambridge : Cambridge University Press, 2007  |z 9780521865814  |w (DLC) 2007298681  |w (OCoLC)78989087 
856 4 0 |u https://proxy.k.utb.cz/login?url=http://app.knovel.com/hotlink/toc/id:kpAMORTVL1/advanced_model_order_reduction_techniques_in_vlsi_design  |y Plný text 
992 |a BK  |c KNOVEL 
999 |c 78191  |d 78191 

Similar Items