Computer architecture a quantitative approach

The era of seemingly unlimited growth in processor performance is over: single chip architectures can no longer overcome the performance limitations imposed by the power they consume and the heat they generate. Today, Intel and other semiconductor firms are abandoning the single fast processor model...

Full description

Saved in:
Bibliographic Details
Main Author: Hennessy, John L.
Other Authors: Patterson, David A., Arpaci-Dusseau, Andrea C.
Format: eBook
Language: English
Published: Amsterdam ; Boston : Elsevier/Morgan Kaufmann Publishers, ©2007.
Edition: 4th ed.
Subjects:
Computer architecture.
elektronické knihy
electronic books
ISBN: 9780080475028
9780123704900
Physical Description: 1 online zdroj (1 volume (various pagings)) : illustrations

Cover

Table of contents

LEADER 03273cam a2200421 a 4500
001 78166
003 CZ ZlUTB
005 20240911214058.0
006 m o d
007 cr |n
008 070626s2007 ne a sb 001 0 eng d
020 |a 9780080475028  |q (ebook) 
020 |z 9780123704900 
035 |a (OCoLC)145556090  |z (OCoLC)156831399  |z (OCoLC)213819395  |z (OCoLC)463291665  |z (OCoLC)646848479  |z (OCoLC)771938934  |z (OCoLC)872022656 
040 |a N$T  |b eng  |e pn  |c N$T  |d YDXCP  |d OCLCQ  |d OSU  |d IDEBK  |d OCLCQ  |d YBM  |d EBLCP  |d E7B  |d LGG  |d KNOVL  |d OCLCQ  |d KNOVL  |d OCLCF  |d ORE  |d TEFOD  |d DKDLA  |d OCLCO  |d OCLCQ  |d KNOVL 
100 1 |a Hennessy, John L. 
245 1 0 |a Computer architecture  |h [elektronický zdroj] :  |b a quantitative approach /  |c John L. Hennessy, David A. Patterson ; with contributions by Andrea C. Arpaci-Dusseau [and others]. 
250 |a 4th ed. 
260 |a Amsterdam ;  |a Boston :  |b Elsevier/Morgan Kaufmann Publishers,  |c ©2007. 
300 |a 1 online zdroj (1 volume (various pagings)) :  |b illustrations 
336 |a text  |b txt  |2 rdacontent 
337 |a počítač  |b c  |2 rdamedia 
338 |a online zdroj  |b cr  |2 rdacarrier 
504 |a Includes bibliographical references and index. 
505 0 |a Fundamentals of computer design -- Instruction-level parallelism and its exploitation -- Limits on instruction-level parallelism -- Multiprocessors and thread-level parallelism -- Memory hierarchy design -- Storage systems -- Pipelining: basic and intermediate concepts -- Instruction set principles and examples -- Review of memory hierarchy. 
520 |a The era of seemingly unlimited growth in processor performance is over: single chip architectures can no longer overcome the performance limitations imposed by the power they consume and the heat they generate. Today, Intel and other semiconductor firms are abandoning the single fast processor model in favor of multi-core microprocessors--chips that combine two or more processors in a single package. In the fourth edition of Computer Architecture, the authors focus on this historic shift, increasing their coverage of multiprocessors and exploring the most effective ways of achieving parallelism as the key to unlocking the power of multiple processor architectures. Additionally, the new edition has expanded and updated coverage of design topics beyond processor performance, including power, reliability, availability, and dependability. 
590 |a Knovel Library  |b ACADEMIC - Computer Hardware Engineering 
506 |a Plný text je dostupný pouze z IP adres počítačů Univerzity Tomáše Bati ve Zlíně nebo vzdáleným přístupem pro zaměstnance a studenty univerzity 
650 0 |a Computer architecture. 
655 7 |a elektronické knihy  |7 fd186907  |2 czenas 
655 9 |a electronic books  |2 eczenas 
700 1 |a Patterson, David A. 
700 1 |a Arpaci-Dusseau, Andrea C. 
776 0 8 |i Print version:  |a Hennessy, John L.  |t Computer architecture.  |b 4th ed.  |d Amsterdam ; Boston : Morgan Kaufmann, 2007  |z 0123704901  |w (DLC) 2006024358  |w (OCoLC)70830951 
856 4 0 |u https://proxy.k.utb.cz/login?url=http://app.knovel.com/hotlink/toc/id:kpCAAQAE02/computer_architecture__a_quantitative_approach_4th_edition  |y Plný text 
992 |a BK  |c KNOVEL 
999 |c 78166  |d 78166 
993 |x NEPOSILAT  |y EIZ 

Similar Items