|
|
|
|
LEADER |
01702cam a2200373 i 4500 |
001 |
75168 |
003 |
CZ ZlUTB |
005 |
20240911212519.0 |
006 |
m d |
007 |
cr un |
008 |
140616s2013 maua sb 000 0 eng d |
020 |
|
|
|a 9780262319096
|q (ebook)
|
035 |
|
|
|a (OCoLC)881431491
|z (OCoLC)872996268
|
040 |
|
|
|a IEEEE
|b eng
|e rda
|e pn
|c IEEEE
|d COO
|
100 |
1 |
|
|a Pedroni, Volnei A.,
|e author.
|
245 |
1 |
0 |
|a Finite state machines in hardware :
|b theory and design (with VHDL and SystemVerilog) /
|c Volnei A. Pedroni.
|
264 |
|
1 |
|a Cambridge, Massachusetts :
|b The MIT Press,
|c [2013]
|
300 |
|
|
|a 1 online zdroj (x, 337 pages) :
|b illustrations.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
504 |
|
|
|a Includes bibliographical references (pages [331]).
|
506 |
|
|
|a Plný text je dostupný pouze z IP adres počítačů Univerzity Tomáše Bati ve Zlíně nebo vzdáleným přístupem pro zaměstnance a studenty univerzity
|
650 |
|
0 |
|a SystemVerilog (Computer hardware description language)
|
650 |
|
0 |
|a VHDL (Computer hardware description language)
|
650 |
|
0 |
|a Sequential machine theory
|x Data processing.
|
650 |
|
0 |
|a Computer systems
|x Mathematical models.
|
655 |
|
7 |
|a elektronické knihy
|7 fd186907
|2 czenas
|
655 |
|
9 |
|a electronic books
|2 eczenas
|
776 |
0 |
8 |
|i Print version:
|a Pedroni, Volnei A.
|t Finite state machines in hardware
|z 9780262019668
|w (DLC) 2013009431
|w (OCoLC)842880372
|
856 |
4 |
0 |
|u https://proxy.k.utb.cz/login?url=http://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=6712668
|y Plný text
|
992 |
|
|
|a BK
|c EBOOK-TN
|c MITPRESS
|
999 |
|
|
|c 75168
|d 75168
|
993 |
|
|
|x NEPOSILAT
|y EIZ
|